Real-time reprogrammable low-level image processing: edge detection and edge tracking accelerator
暂无分享,去创建一个
Currently, in image processing, segmentation algorithms comprise between real time video rate processing and accurate results. In this paper, we present an efficient and not recursive algorithm filter originated from Deriche filter. This algorithm is implemented in hardware by using FPGA technology. Thus, it permits video rate edge detection. In addition, the FPGA board is used as an edge tracking accelerator, it allows us to greatly reduce execution time by avoiding scanning the whole image. We also present the architecture of our vision system dedicated to build 3D scene every 200 ms.
[1] K. M. Hou,et al. A trinocular vision system for a mobile robot , 1992, Proceedings., 11th IAPR International Conference on Pattern Recognition. Vol. IV. Conference D: Architectures for Vision and Pattern Recognition,.
[2] Rachid Deriche,et al. Fast algorithms for low-level vision , 1988, [1988 Proceedings] 9th International Conference on Pattern Recognition.