New Developments in Time and Pulse Height Digitizers

Recent progress in LSI circuits has brought monolithic flash ADCs and RAMs, capable of operating up to 100 MHz. They open new possibilities to designers of time and charge digitizers. A simple technique to increase the dynamic range of a 6 bit/30 MHz low cost ADC has been developed. The transfer function is approximately logarithmic and covers a 9 bit dynamic range. An application of the same ADC to measure directly the charge division in a sense wire of a wire chamber is discussed. A fast 256 × 4 ECL RAM has been tested as a buffer memory of the ADC but also as the main element in time digitizers.

[1]  B. Gordon.  Linear electronic analog/digital conversion architectures, their origins, parameters, limitations, and applications , 1978 .

[2]  B.G. Bosch,et al.  Gigabit electronics—A review , 1979, Proceedings of the IEEE.

[3]  M. Suzuki,et al.  A fast 7.5 ns access 1K-bit RAM for cache-memory systems , 1978, IEEE Journal of Solid-State Circuits.

[4]  G. Charpak.  Multiwire and drift proportional chambers , 1978 .

[5]  U. Fiedler,et al.  A high-speed 8 bit A/D converter based on a Gray-code multiple folding circuit , 1979, IEEE Journal of Solid-State Circuits.

[6]  A. Dingwall.  Monolithic expandable 6b 15MHz CMOS/SOS A/D converter , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  R. J. van de Plassche,et al.  A high-speed 7 bit A/D converter , 1979 .

[8]  J. Peterson.  A monolithic, fully parallel, 8b A/D converter , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  A.G.F. Dingwall,et al.  Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter , 1979, IEEE Journal of Solid-State Circuits.