A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps

Two gated ring oscillators (GROs) act as the delay lines in an improved Vernier time-to-digital converter (TDC), where the already small quantization noise of the standard Vernier TDC is further first-order shaped by the GRO operation. The TDC has been implemented in a 90 nm CMOS process and consumes 3 mA from 1.2 V when operating at 25 MHz. The native Vernier resolution of the TDC is 5.8 ps, while the total noise integrated over a bandwidth of 800 kHz yields an equivalent TDC resolution of 3.2 ps.

[1]  Poki Chen,et al.  A CMOS pulse-shrinking delay element for time interval measurement , 2000 .

[2]  Ping Lu,et al.  A 5 GHz 90-nm CMOS all digital phase-locked loop , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[3]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[4]  B.M. Helal,et al.  A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.

[5]  Fa Foster Dai,et al.  A 12-bit vernier ring time-to-digital converter in 0.13μm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.

[6]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[7]  Paul Leroux,et al.  A 1.7mW 11b 1-1-1 MASH Delta-Sigma Time-to-Digital Converter , 2011, ISSCC 2011.

[8]  J. Kostamovaara,et al.  A low-power CMOS time-to-digital converter , 1995 .

[9]  Michiel Steyaert,et al.  Analog Circuit Design: High-speed Clock and Data Recovery, High-performance Amplifiers, Power Management , 2010 .

[10]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Stephan Henzler,et al.  90nm 4.7ps-Resolution 0.7-LSB Single-Shot Precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  R. Castello,et al.  A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[13]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[14]  Antonio Liscidini,et al.  Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[15]  Salvatore Levantino,et al.  A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[16]  Enrico Temporiti,et al.  A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques , 2009, IEEE Journal of Solid-State Circuits.

[17]  M. Perrott,et al.  An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[18]  Jae-Yoon Sim,et al.  A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 $\mu$ m CMOS , 2010, IEEE Journal of Solid-State Circuits.

[19]  Foster F. Dai,et al.  A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[20]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[21]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[22]  R. Weigel,et al.  A 6ps resolution pulse shrinking Time-to-Digital Converter as phase detector in multi-mode transceiver , 2008, 2008 IEEE Radio and Wireless Symposium.

[23]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[24]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.