论文信息 - A 3.3 mW /spl Sigma//spl Delta/ modulator for UMTS in 0.18 /spl mu/m CMOS with 70 dB dynamic range in 2 MHz bandwidth

A 3.3 mW /spl Sigma//spl Delta/ modulator for UMTS in 0.18 /spl mu/m CMOS with 70 dB dynamic range in 2 MHz bandwidth

The authors present a 4th-order continuous-time ΣΔ modulator with 1.5 b quantizer and feedback DAC for a UMTS receiver. The modulator has 70 dB DNR in a 2 MHz band and -74 dB THD at full scale. An IC which includes two modulators, a PLL, and an oscillator dissipates 11.5 mW at 1.8 V. Active area is 0.41 mm/sup 2/ in a 0.18 μm, 1-poly 5-metal-layer CMOS technology.

[1] Robert W. Adams,et al. Design and Implementation of an Audio 18-Bit Analog-to-Digital Converter Using Oversampling Techniques , 1986 .

[2] E.J. van der Zwan,et al. A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3] Lucien Breems,et al. Continuous-Time Sigma-Delta Modulation for IF A/D Conversion in Radio Receivers , 2001 .

[4] Robert W. Adams,et al. Design and Implementation of an Audio 18-Bit A/D Converter Using Oversampling Techniques , 1985 .

[5] E.J. van der Zwan,et al. A 10.7-MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers , 2000, IEEE Journal of Solid-State Circuits.

[6] Van Der Zwan. A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .