Statistical modeling and analysis of chip-level leakage power by spectral stochastic method
暂无分享,去创建一个
[1] D. Xiu,et al. Modeling uncertainty in flow simulations via generalized polynomial chaos , 2003 .
[2] J. Torrellas,et al. VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects , 2008, IEEE Transactions on Semiconductor Manufacturing.
[3] David Blaauw,et al. Modeling and analysis of leakage power considering within-die process variations , 2002, ISLPED '02.
[4] S. Nassif,et al. Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[5] Chenming Hu,et al. Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction , 2004, IEEE Transactions on Semiconductor Manufacturing.
[6] David Blaauw,et al. Statistical analysis of subthreshold leakage current for VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Kaushik Roy,et al. Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation , 2003, ISLPED '03.
[8] Sarma Vrudhula,et al. Stochastic analysis of interconnect performance in the presence of process variations , 2004, ICCAD 2004.
[9] A. Iserles. A First Course in the Numerical Analysis of Differential Equations: Stiff equations , 2008 .
[10] Sachin S. Sapatnekar,et al. Full-chip analysis of leakage power under process variations, including spatial correlations , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[11] R. Ghanem. The Nonlinear Gaussian Spectrum of Log-Normal Stochastic Processes and Variables , 1999 .
[12] William H. Press,et al. The Art of Scientific Computing Second Edition , 1998 .
[13] Jinjun Xiong,et al. Robust Extraction of Spatial Correlation , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] R. Ghanem,et al. Stochastic Finite Elements: A Spectral Approach , 1990 .
[15] Sarma B. K. Vrudhula,et al. Hermite Polynomial Based Interconnect Analysis in the Presence of Process Variations , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Costas J. Spanos,et al. Modeling within-die spatial correlation effects for process-design co-optimization , 2005, Sixth international symposium on quality electronic design (isqed'05).
[17] Vivek De,et al. Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[18] S. G. Duvall,et al. Statistical circuit modeling and optimization , 2000, 2000 5th International Workshop on Statistical Metrology (Cat.No.00TH8489.
[19] E. Oja,et al. Independent Component Analysis , 2013 .
[20] K. Ritter,et al. Simple Cubature Formulas with High Polynomial Exactness , 1999 .
[21] Farid N. Najm,et al. Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[22] Dongbin Xiu,et al. The Wiener-Askey Polynomial Chaos for Stochastic Differential Equations , 2002, SIAM J. Sci. Comput..
[23] Vivek De,et al. Design and reliability challenges in nanometer technologies , 2004, Proceedings. 41st Design Automation Conference, 2004..
[24] S. Narendra,et al. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.
[25] William H. Press,et al. Numerical recipes in C. The art of scientific computing , 1987 .