CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model

Many competitive global routers adopt the technique of compressing the 3D routing space into 2D in order to handle today’s massive circuit scales. It has been shown as an effective way to shorten the routing time, however, quality will inevitably be sacrificed to different extents. In this paper, we propose two routing techniques that directly operate on the 3D routing space and can maximally utilize the 3D structure of a grid graph. The first technique is called 3D pattern routing, by which we combine pattern routing and layer assignment, and we are able to produce optimal solutions with respect to the patterns under consideration in terms of a cost function in wire length and routability. The second technique is called multi-level 3D maze routing. Two levels of maze routing with different cost functions and objectives are designed to maximize the routability and to search for the minimum cost path efficiently. Besides, we also designed a cost function that is sensitive to resources changes and a post-processing technique called patching that gives the detailed router more flexibility in escaping congested regions. Finally, the experimental results show that our global router outperforms all the contestants in the ICCAD’19 global routing contest.

[1]  Yao-Wen Chang,et al.  High-performance global routing with fast overflow reduction , 2009, 2009 Asia and South Pacific Design Automation Conference.

[2]  Lutong Wang,et al.  2019 CAD Contest: LEF/DEF Based Global Routing , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Yue Xu,et al.  FastRoute 4.0: Global router with efficient via minimization , 2009, 2009 Asia and South Pacific Design Automation Conference.

[4]  Min Pan,et al.  FastRoute: A Step to Integrate Global Routing into Placement , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[5]  Mateus Fogaça,et al.  Rsyn: An Extensible Physical Synthesis Framework , 2017, ISPD.

[6]  Yue Xu,et al.  MGR: Multi-level global router , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[7]  Evangeline F. Y. Young,et al.  Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Chris C. N. Chu,et al.  FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Jarrod A. Roy,et al.  High-Performance Routing at the Nanometer Scale , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Yih-Lang Li,et al.  NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Evangeline F. Y. Young,et al.  Detailed routing by sparse grid graph and minimum-area-captured path search , 2019, ASP-DAC.

[12]  Azadeh Davoodi,et al.  GRIP: Scalable 3D global routing using Integer Programming , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[13]  Chris C. N. Chu,et al.  FastRoute 2.0: A High-quality and Efficient Global Router , 2007, 2007 Asia and South Pacific Design Automation Conference.

[14]  Evangeline F. Y. Young,et al.  Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[15]  T.-C. Wang,et al.  Congestion-Constrained Layer Assignment for Via Minimization in Global Routing , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Ting-Chi Wang,et al.  NTHU-Route 2.0: A fast and stable global router , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.