A 5.35-mW 10-MHz Single-Opamp Third-Order CT $\Delta\Sigma$ Modulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS

This paper reports a continuous-time (CT) third-order delta-sigma modulator that features a single amplifier biquad (SAB) and a passive integrator to simplify the circuit to just one power hungry operation amplifier (opamp). Such setup not only relaxes the gain and bandwidth requirement of the opamp design but also enhances the overall modulator stability which enables a power-efficient loop filter implementation. We used an SAR architecture in the quantizer with an advanced feedback technique to alleviate its speed penalty. By incorporating the proposed CT complementary (CTC) opamp and an adaptive latch scheme in the DAC driver, the modulator attains a signal bandwidth of 10 MHz with 79.6-dB signal-to-noise and distortion ratio (SNDR) while only consuming 5.35 mW from 1.2- and 1.8-V power supplies. The prototype has a dynamic range of 84.5 dB and a Schreier FoM of 177.2 dB with an active area of 0.033 mm2.

[1]  Un-Ku Moon,et al.  A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer , 2011, IEEE Journal of Solid-State Circuits.

[2]  Maurits Ortmanns,et al.  A 1.5-V 12-bit power-efficient continuous-time third-order /spl Sigma//spl Delta/ modulator , 2003 .

[3]  John G. Kauffman,et al.  An 8.5 mW Continuous-Time $\Delta \Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR , 2011, IEEE Journal of Solid-State Circuits.

[4]  Michael Le,et al.  A 5.4GS/s 12b 500mW pipeline ADC in 28nm CMOS , 2013, 2013 Symposium on VLSI Circuits.

[5]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[6]  Guowen Wei,et al.  A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time ΔΣ ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[7]  Cong Liu,et al.  15.2 A 4.5mW CT self-coupled ΔΣ modulator with 2.2MHz BW and 90.4dB SNDR using residual ELD compensation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[8]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[9]  Yun Chiu,et al.  15.1 A 24.7mW 45MHz-BW 75.3dB-SNDR SAR-assisted CT ΔΣ modulator with 2nd-order noise coupling in 65nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[10]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  Xiaofeng Yang,et al.  Analysis of Common-Mode Interference and Jitter of Clock Receiver Circuits With Improved Topology , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Nuno Paulino,et al.  A 0.7 V 256 μW ΔΣ modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[13]  Amr Elshazly,et al.  A 16-mW 78-dB SNDR 10-MHz BW CT $\Delta \Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer , 2012, IEEE Journal of Solid-State Circuits.

[14]  Jae-Keun Lee,et al.  A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling , 2018, IEEE Journal of Solid-State Circuits.

[15]  Cong Liu,et al.  A 4.5 mW CT Self-Coupled $\Delta\Sigma$ Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation , 2015, IEEE Journal of Solid-State Circuits.

[16]  Blazej Nowacki,et al.  15.3 A 1V 77dB-DR 72dB-SNDR 10MHz-BW 2-1 MASH CT ΔΣM , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[17]  Akira Matsuzawa,et al.  A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator , 2010, IEEE Journal of Solid-State Circuits.

[18]  Hae-Seung Lee,et al.  A Continuous-Time Sturdy-MASH $\Delta\Sigma$ Modulator in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[19]  Shanthi Pavan,et al.  Design Techniques for Continuous-Time ΔΣ Modulators With Embedded Active Filtering , 2014, IEEE Journal of Solid-State Circuits.

[20]  Taewook Kim,et al.  A 7.2 mW 75.3 dB SNDR 10 MHz BW CT Delta-Sigma Modulator Using Gm-C-Based Noise-Shaped Quantizer and Digital Integrator , 2015, IEEE Journal of Solid-State Circuits.

[21]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[22]  Sheng-Jui Huang,et al.  28.3 A 125MHz-BW 71.9dB-SNDR VCO-based CT ΔΣ ADC with segmented phase-domain ELD compensation in 16nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[23]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[24]  Muhammed Bolatkale,et al.  A 2.2 GHz Continuous-Time $\mathrm {\Delta \!\Sigma }$ ADC With −102 dBc THD and 25 MHz Bandwidth , 2016, IEEE Journal of Solid-State Circuits.

[25]  William M. Skones,et al.  A continuous time delta sigma modulator , 2001 .

[26]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[27]  Hajime Shibata,et al.  Advances in high-speed continuous-time delta-sigma modulators , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[28]  Taewook Kim,et al.  A 4th-Order Continuous-Time Delta-Sigma Modulator Using 6-bit Double Noise-Shaped Quantizer , 2017, IEEE Journal of Solid-State Circuits.

[29]  Pietro Andreani,et al.  A Filtering ΔΣ ADC for LTE and Beyond , 2014, IEEE Journal of Solid-State Circuits.

[30]  Un-Ku Moon,et al.  A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[31]  Rui Paulo Martins,et al.  A 5.35 mW 10 MHz bandwidth CT third-order ΔΣ modulator with single Opamp achieving 79.6/84.5 dB SNDR/DR in 65 nm CMOS , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).