Low-power consumption ternary full adder based on CNTFET

This paper presents low-power circuits to implement ternary full adder (TFA) using carbon nanotube field-effect transistors (CNTFETs). Besides the unique characteristics of the CNTs, the threshold voltage simple control is the best property to implement ternary logic circuits. Low-complexity, low-power consumption and low-power delay product (PDP) are the benefits of the proposed circuits in comparison with all previous presented designs of TFA. The final proposed TFA is robust and has proper noise margins. The structure of the final proposed TFA is more appropriate to use in ripple adders, since the first ternary half sum generators (THSGs) in all cells produce their outputs in parallel (in the final proposed TFA, the output of the first THSG of the sum-generation unit is also used in the carry-generation unit). The proposed circuits are simulated using HSPICE with 32 nm-CNTFET technology. According to simulation results, the final proposed TFA has reduced the power consumption significantly and results in 86.92 and 97% reductions in terms of the PDP in comparison with two recent proposed designs.

[1]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[2]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[3]  K. Sridharan,et al.  Efficient Multiternary Digit Adder Design in CNTFET Technology , 2013, IEEE Transactions on Nanotechnology.

[4]  Keivan Navi,et al.  Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics , 2011 .

[5]  Yong-Bin Kim,et al.  Design of a Ternary Memory Cell Using CNTFETs , 2012, IEEE Transactions on Nanotechnology.

[6]  Byung-Gook Park,et al.  Compact Design of Low Power Standard Ternary Inverter Based on OFF-State Current Mechanism Using Nano-CMOS Technology , 2015, IEEE Transactions on Electron Devices.

[7]  Keivan Navi,et al.  Design and analysis of a high-performance CNFET-based Full Adder , 2012 .

[8]  Keivan Navi,et al.  A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits , 2013, IET Comput. Digit. Tech..

[9]  H. T. Mouftah,et al.  Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .

[10]  Andreas Antoniou,et al.  Low power dissipation MOS ternary logic family , 1984 .

[11]  Peiman Keshavarzian.  Novel and general carbon nanotube FET-based circuit designs to implement all of the 39 ternary functions without mathematical operations , 2013, Microelectron. J..

[12]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[13]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[14]  Peiman Keshavarzian,et al.  A Novel CNTFET-based Ternary Full Adder , 2014, Circuits Syst. Signal Process..

[15]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.