Operation of HTS Toggle-Flip-Flop Circuit With Improved Layout Design

Toggle-flip-flop (T-FF) is one of the most important high-Tc superconducting single-flux quantum (HTS SFQ) circuit components and has been designed and fabricated by using YBa2Cu3 O7-delta ramp-edge junction technology. The circuit layout of the T-FF was improved to suppress the junction critical current (Ic) spread in the circuit. Test circuits, which include a T-FF with a single output for evaluating the logic operation and measuring the operating frequency, were fabricated and their operation characteristics were investigated. The T-FF circuit with a single output was successfully operated and finite direct current (dc) supply current margins were obtained at temperatures from 27 to 34 K. Moreover, the maximum operating frequency of the T-FF was estimated to be 360 GHz at 4.2 K and 114 GHz at 41 K. In addition, reduction of dc supply current margins due to thermal noise was also investigated. According to the numerical simulation in which parasitic inductances were taken into account, the narrowest margin in the T-FF circuit wider than plusmn10% was maintained with a bit-error rate (BER) of 10-6 up to 40 K

[1]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[2]  Z. Ivanov,et al.  Voltage divider based on submicron slits in a high Tc superconducting film and two bicrystal grain boundaries , 1995 .

[3]  Konstantin K. Likharev,et al.  ALL-HIGH-TC SUPERCONDUCTOR RAPID-SINGLE-FLUX-QUANTUM CIRCUIT OPERATING AT 30 K , 1995 .

[4]  K. Char,et al.  Properties of interface-engineered high Tc Josephson junctions , 1997 .

[5]  A 3 bit single flux quantum shift register based on high-Tc bicrystal Josephson junctions operating at 50 K , 1997 .

[6]  T. Van Duzer,et al.  Monte Carlo and thermal noise analysis of ultra-high-speed high temperature superconductor digital circuits , 1999, IEEE transactions on applied superconductivity.

[7]  S. Rylov,et al.  HTS SFQ T-flip flop with directly coupled readout , 1999, IEEE Transactions on Applied Superconductivity.

[8]  T. Nagano,et al.  Design and fabrication of a voltage divider utilizing high-T/sub c/ ramp-edge Josephson junctions with a ground plane , 1999, IEEE Transactions on Applied Superconductivity.

[9]  Yoshinobu Tarutani,et al.  Voltage divider operation using high-Tc superconducting interface-engineered Josephson junctions , 2000 .

[10]  G. J. Gerritsma,et al.  Sigma-delta A/D converter in HTS ramp edge technology , 2001 .

[11]  K. Tanabe,et al.  Observation of Barrier Recrystallization Process and Properties of Ramp-Edge Josephson Junctions with Interface-Modified Barrier , 2002 .

[12]  K. Tanabe,et al.  Optimization of fabrication conditions for multilayer structures with La-doped YBCO groundplane , 2003 .

[13]  Masahiro Horibe,et al.  Ramp-edge junctions with interface-modified barriers fabricated on YBCO thick films , 2003 .

[14]  Y. Ishimaru,et al.  High-temperature operation of oxide SFQ-circuit-elements , 2005, IEEE Transactions on Applied Superconductivity.

[15]  Keiichi Tanabe,et al.  Development of Thin Film Multilayer Structures with Smooth Surfaces for HTS SFQ Circuits , 2005, IEICE Trans. Electron..

[16]  Y. Ishimaru,et al.  Fabrication and logic operation of oxide SFQ-circuit-components , 2005, IEEE Transactions on Applied Superconductivity.

[17]  Toggle-flip-flop operation in oxide SFQ circuit , 2006 .

[18]  Keiichi Tanabe,et al.  Improvement of Critical Current Density Uniformity for Interface-Modified Josephson Junctions in Single Flux Quantum Circuits , 2006 .

[19]  K. Tanabe,et al.  Influence of Circuit Pattern Layout on Characteristics of Interface-Modified Ramp-Edge Junctions , 2007, IEEE Transactions on Applied Superconductivity.