Ultra thinning down to 4-µm using 300-mm wafer proven by 40-nm node 2Gb DRAM for 3D multi-stack WOW applications
暂无分享,去创建一个
H. Kitada | T. Ohba | K. Arai | T. Ohba | T. Nakamura | Y. Mizushima | H. Kitada | K. Fujimoto | A. Kawai | K. Arai | Y. Mizushima | S. Kodama | T. Nakamura | Y. S. Kim | N. Maeda | D. Suzuki | S. Kodama | N. Maeda | K. Fujimoto | D. Suzuki | A. Kawai | Y. Kim
[1] Robert H. Dennard,et al. Challenges and future directions for the scaling of dynamic random-access memory (DRAM) , 2002, IBM J. Res. Dev..
[2] T. Ohba,et al. Thinned wafer multi-stack 3DI technology , 2010 .
[3] Zheng Xu,et al. Through-Strata-Via (TSV) Parasitics and Wideband Modeling for Three-Dimensional Integration/Packaging , 2011, IEEE Electron Device Letters.
[4] Young Suk Kim,et al. Advanced wafer thinning technology and feasibility test for 3D integration , 2013 .