A 0.4-ps-Jitter −52-dBc-Spur Synthesizable Injection-Locked PLL With Self-Clocked Nonoverlap Update and Slope-Balanced Subsampling BBPD

In this letter, a fully synthesizable injection-locked phase-locked loop (IL-PLL) is presented. The proposed PLL employed a nonmodified digital standard cell library, and enable fast design migration to other processes. To minimize the reference spur, a self-clocked nonoverlap update scheme is proposed to reduce the reference spur caused by digital logic clocking. Besides, a slope-balanced fully symmetrical multiplexer (MUX) and subsampling bang–bang phase detector (SS-BBPD) is proposed. With constraint-directed automatic layout synthesis, the delay offset is greatly reduced. Implemented in a 65-nm CMOS process, the PLL achieved a 0.4-ps integrated jitter at 1-GHz output frequency with −52-dBc reference spur. The power consumptions are 1.2 mW, corresponding to figures of merit of −247.2 dB.

[1]  Deog-Kyoon Jeong,et al.  A 5-GHz subharmonically injection-locked all-digital PLL with complementary switched injection , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[2]  Kenichi Okada,et al.  8.5 A 0.42ps-jitter −241.7dB-FOM synthesizable injection-locked PLL with noise-isolation LDO , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Youngmin Park,et al.  An all-digital PLL synthesized from a digital standard cell library in 65nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Pui-In Mak,et al.  A 0.0056mm2 all-digital MDLL using edge re-extraction, dual-ring VCOs and a 0.3mW block-sharing frequency tracking loop achieving 292fsrms Jitter and −249dB FOM , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[5]  Kenichi Okada,et al.  15.1 A 0.0066mm2 780μW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[6]  Giovanni Marucci,et al.  A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying Delay-Locked Loop , 2015, IEEE Journal of Solid-State Circuits.

[7]  David D. Wentzloff,et al.  A 0.009 mm2 Wide-Tuning Range Automatically Placed-and-Routed ADPLL in 14-nm FinFET CMOS , 2018, IEEE Solid-State Circuits Letters.

[8]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Ahmed Elkholy,et al.  A 6.75–8.25-GHz −250-dB FoM Rapid ON/OFF Fractional-N Injection-Locked Clock Multiplier , 2018, IEEE Journal of Solid-State Circuits.

[10]  Kenichi Okada,et al.  A 1.2ps-jitter fully-synthesizable fully-calibrated fractional-N injection-locked PLL using true arbitrary nonlinearity calibration technique , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[11]  Nicola Da Dalt,et al.  Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Hao Xu,et al.  Design Methodology for Phase-Locked Loops Using Binary (Bang-Bang) Phase Detectors , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Jaehyouk Choi,et al.  30.9 A 140fsrms-Jitter and -72dBc-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Using a Background Triple-Point Frequency/Phase/Slope Calibrator , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).