A high linearity downconverter for digital broadcasting system

An integrated downconverter with high linearity for digital broadcasting system receivers is implemented in a 0.13 μm CMOS process with an active area of 0.1 mm2. The current-mode scheme is adopted to improve linearity performance by avoiding voltage fluctuation. A passive CMOS switching pair is utilized to improve the even-order linearity of the downconverter. A current amplifier is used to provide low input impedance which will easily lead to a wide operating bandwidth and high linearity. Moreover, a current-mode Sallen-Key low-pass filter is adopted for effective rejection of out-of-band interferers and also low input impedance. The digital-assisted DC offset calibration improves the second-order distortion of the downconverter. This design achieves a maximum gain of 40 dB and a dynamic range of 10 dB. Measured noise figure is 8.2 dB, an IIP2 of 63 dBm, an IIP3 of 17 dBm at the minimum gain of 30 dB. The downconverter consumes about 7.7 mA under a supply of 1.2 V.

[1]  S. Toutain,et al.  A broadband highly linear BiCMOS mixer for direct conversion applications , 2004, IEEE Microwave and Wireless Components Letters.

[2]  Danilo Manstretta,et al.  Second-order intermodulation mechanisms in CMOS downconverters , 2003, IEEE J. Solid State Circuits.

[3]  L. Larson,et al.  Distortion in Current Commutating Passive CMOS Downconversion Mixers , 2009, IEEE Transactions on Microwave Theory and Techniques.

[4]  Songting Li,et al.  A continuously and widely tunable analog baseband chain with digital-assisted calibration for multi-standard DBS applications , 2013 .

[5]  Chien-Nan Kuo,et al.  A 1.2 V 114 mW Dual-Band Direct-Conversion DVB-H Tuner in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.

[6]  李建成,et al.  A continuously and widely tunable analog baseband chain with digital-assisted calibration for multi-standard DBS applications , 2013 .

[7]  R. Weigel,et al.  Digital Adaptive IIP2 Calibration Scheme for CMOS Downconversion Mixers , 2008, IEEE Journal of Solid-State Circuits.

[8]  K. Vavelidis,et al.  A 65 nm CMOS Multistandard, Multiband TV Tuner for Mobile and Multimedia Applications , 2008, IEEE Journal of Solid-State Circuits.

[9]  M.-C.F. Chang,et al.  A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver , 2005, IEEE Journal of Solid-State Circuits.

[10]  F. Dulger,et al.  A WCDMA, GSM/GPRS/EDGE receiver front end without interstage SAW filter , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[11]  Jonathan Borremans,et al.  A 5mm2 40nm LP CMOS 0.1-to-3GHz multistandard transceiver , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Vladimir Aparin,et al.  A Resistively Degenerated Wideband Passive Mixer With Low Noise Figure and High ${\rm IIP}_{2}$ , 2010, IEEE Transactions on Microwave Theory and Techniques.

[13]  R. F. Ye,et al.  A high IIP2 Gilbert mixer-based downconverter design for direct-conversion WiMAX receivers , 2010, 2010 IEEE Radio and Wireless Symposium (RWS).

[14]  Chien-Nan Kuo,et al.  A 250 MHz 14 dB-NF 73 dB-Gain 82 dB-DR Analog Baseband Chain With Digital-Assisted DC-Offset Calibration for Ultra-Wideband , 2010, IEEE Journal of Solid-State Circuits.

[15]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[16]  Ali M. Niknejad,et al.  A 1.5-V 0.7-2.5-GHz CMOS Quadrature Demodulator for Multiband Direct-Conversion Receivers , 2007, IEEE J. Solid State Circuits.