Performance analysis of multiple bus interconnection networks with hierarchical requesting model
暂无分享,去创建一个
[1] Mateo Valero,et al. Reduction of Connections for Multibus Organization , 1983, IEEE Transactions on Computers.
[2] Mateo Valero,et al. Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.
[3] Alan Jay Smith,et al. Interference in multiprocessor computer systems with interleaved memory , 1976, CACM.
[4] Mary K. Vernon,et al. Exact Performance Estimates for Multiprocessor Memory and Bus Interference , 1987, IEEE Transactions on Computers.
[5] Tse-yun Feng,et al. A Survey of Interconnection Networks , 1981, Computer.
[6] Tilak Agerwala,et al. Performance Analysis of Future Shared Storage Systems , 1984, IBM J. Res. Dev..
[7] Chita R. Das,et al. Bandwidth availability of multiple-bus multiprocessors , 1985, IEEE Transactions on Computers.
[8] Keki B. Irani,et al. A Closed-Form Solution for the Perfornance Analysis of Multiple-Bus Multiprocessor Systems , 1984, IEEE Transactions on Computers.
[9] Marco Ajmone Marsan,et al. Markov Models for Multiple Bus Multiprocessor Systems , 1982, IEEE Transactions on Computers.
[10] Donald F. Towsley,et al. Approximate Models of Multiple Bus Multiprocessor Systems , 1986, IEEE Transactions on Computers.
[11] Trevor N. Mudge,et al. A semi-Markov model for the performance of multiple-bus systems , 1985, IEEE Transactions on Computers.
[12] Dileep Bhandarkar,et al. Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.