Architecture of Datapath Circuits

This chapter discusses some common arithmetic datapath circuits which can significantly contribute to the critical path delay, either due to their long, cascading path delay, or undesirable inference of logic elements and their irregular placement on the Xilinx fabric logic. We present pipelined implementations of arithmetic datapath circuits, which when combined with their constrained and careful placement on the fabric logic, significantly improve their performance. Simultaneously, we present the associated mathematical analyses and proofs of correctness for the proposed architecture.

[1]  Javier Hormigo,et al.  Efficient Implementation of Carry-Save Adders in FPGAs , 2009, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors.

[2]  Florent de Dinechin,et al.  Large multipliers with fewer DSP blocks , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[3]  M.J. Schulte,et al.  Combined unsigned and two's complement squarers , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[4]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[5]  Ravi Kumar Kolagotla,et al.  VLSI implementation of 350 MHz 0.35 /spl mu/m 8 bit merged squarer , 1998 .

[6]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[7]  Florent de Dinechin,et al.  Designing Custom Arithmetic Data Paths with FloPoCo , 2011, IEEE Design & Test of Computers.

[8]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[9]  D. Kroft.  Comments on "A Two's Complement Parallel Array Multiplication Algorithm" , 1974, IEEE Trans. Computers.

[10]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[11]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[12]  Stefania Perri,et al.  Efficient absolute difference circuits in Virtex-5 FPGAs , 2010, Melecon 2010 - 2010 15th IEEE Mediterranean Electrotechnical Conference.

[13]  Jacques Laurent Athow,et al.  Implementation of large-integer hardware multiplier in Xilinx FPGA , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[14]  Stefania Perri,et al.  A fast carry chain adder for Virtex-5 FPGAs , 2010, Melecon 2010 - 2010 15th IEEE Mediterranean Electrotechnical Conference.

[15]  Feng Liu,et al.  Formal proof of integer adders using all-prefix-sums operation , 2011, Science China Information Sciences.

[16]  Feng Liu,et al.  Proofs of Correctness and Properties of Integer Adder Circuits , 2010, IEEE Transactions on Computers.