Design and study of programmable ring oscillator using IDUDGMOSFET

Abstract In this paper, a novel RF range programmable ring oscillator is designed using independently driven underlap double gate (IDUDG) MOSFET and its performance is studied. The study also presents the variation in analog parameters of the designed oscillator circuit considering different source/drain ( S / D ) lateral straggle lengths of the IDUDGMOS device. The primary objective behind the programmable oscillator design is the variation of frequency with number of inverter stages and the back gate voltage of IDUDGMOS. The analog parameters analyzed are, the bandwidth, the Total Harmonic Distortion (THD), the linearity and the power consumption of the circuit. The proposed circuit reduces power loss and presents larger bandwidth than other established oscillator circuit designs. The study also shows that IDUDGMOS with larger S / D straggle length improves bandwidth of the oscillator circuit.

[1]  Yong Cai,et al.  Monolithically Integrated Enhancement/Depletion-Mode AlGaN/GaN HEMT Inverters and Ring Oscillators Using$hboxCF_4$Plasma Treatment , 2006, IEEE Transactions on Electron Devices.

[2]  In Man Kang,et al.  Non-quasi-static small-signal modeling and analytical parameter extraction of SOI FinFETs , 2006 .

[3]  M. Shrivastava,et al.  A Novel and Robust Approach for Common Mode Feedback Using IDDG FinFET , 2008, IEEE Transactions on Electron Devices.

[4]  H.-S.P. Wong,et al.  Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[5]  Amara Amara,et al.  Planar Double-Gate Transistor: From technology to circuit , 2009 .

[6]  Denis Flandre,et al.  Planar double-gate SOI MOS devices: Fabrication by wafer bonding over pre-patterned cavities and electrical characterization , 2007 .

[7]  Zhenming Zhou,et al.  SOI versus bulk-silicon nanoscale FinFETs , 2010 .

[8]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[9]  S. Saha,et al.  Effect of Source/Drain Lateral Straggle on Distortion and Intrinsic Performance of Asymmetric Underlap DG-MOSFETs , 2014, IEEE Journal of the Electron Devices Society.

[10]  D. Chidambarrao,et al.  Strain effects on device characteristics: Implementation in drift-diffusion simulators , 1993 .

[11]  Samar K. Saha,et al.  MOSFET test structures for two-dimensional device simulation , 1995 .

[12]  Sung-Mo Kang,et al.  CMOS digital integrated circuits , 1995 .

[13]  L. Selmi,et al.  Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[14]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[15]  A.H.M. van Roermund,et al.  A 9.8-11.5 GHz quadrature ring oscillator for optical receivers , 2001 .

[16]  C. K. Sarkar,et al.  Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High- K Spacer for Low Power Applications , 2013, IEEE Transactions on Electron Devices.

[17]  K. Roy,et al.  Impact of gate underlap on gate capacitance and gate tunneling current in 16 nm DGMOS devices , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[18]  J. Hauser,et al.  Electron and hole mobilities in silicon as a function of concentration and temperature , 1982, IEEE Transactions on Electron Devices.

[19]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[20]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[21]  Jerry G. Fossum,et al.  A physical model for the dependence of carrier lifetime on doping density in nondegenerate silicon , 1982 .

[22]  Chandan Kumar Sarkar,et al.  Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions , 2012, Microelectron. Reliab..