Analysis of pulse signaling for low-power on-chip global bus design
暂无分享,去创建一个
[1] Pingshan Wang,et al. Pulsed wave interconnect , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] V. K. Tripathi,et al. Pulse signaling using Capacitively-Coupled CMOS , 1994, Proceedings of 1994 IEEE Electrical Performance of Electronic Packaging.
[3] Yu Cao,et al. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[4] Gaofeng Wang,et al. On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[5] Yervant Zorian,et al. 2003 technology roadmap for semiconductors , 2004, Computer.
[6] Daniela De Venuto,et al. International Symposium on Quality Electronic Design , 2005, Microelectronics Journal.
[7] Jongsun Kim,et al. A low power capacitive coupled bus interface based on pulsed signaling , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).
[8] Yehea I. Ismail,et al. Equivalent Elmore delay for RLC trees , 1999, DAC '99.
[9] Andrew B. Kahng,et al. Analytical delay models for VLSI interconnects under ramp input , 1996, Proceedings of International Conference on Computer Aided Design.
[10] R. Cavin,et al. A 16 Gb/s adaptive bandwidth on-chip bus based on hybrid current/voltage mode signaling , 2006, IEEE Journal of Solid-State Circuits.
[11] R. Bashirullah,et al. A 16Gb/s adaptive bandwidth on-chip bus based on hybrid current/voltage mode signaling , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[12] Shyh-Chyi Wong,et al. Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .