论文信息 - A low power CMOS correlator

A low power CMOS correlator

A full custom, 25 MHz, 1.6 mu m CMOS correlator chip is presented. The 5.15 mm by 4.23 mm chip performs either autocorrelation or crosscorrelation, consuming less than 10 mW per channel. The correlator, designed for a space borne spectrometer, contains 32 channels and is cascadable. The correlator was designed to Mil Spec, 3 sigma Worst Case Speed parameters.<<ETX>>

Sterling R. Whitaker | John A. Canaris

[1] Bedrich J. Hosticka,et al. Realization of transmission-gate conditional-sum (TGCS) adders with low latency time , 1989 .

[2] J. Canaris. A high speed fixed point binary divider , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[3] S. Whitaker,et al. Automated synthesis of sequence invariant state machines , 1990 .

[4] André Stauffer,et al. Analysis and synthesis of combinational pass transistor circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5] Sterling R. Whitaker,et al. Sequence invariant state machine compiler , 1991, [1991] Proceedings. First Great Lakes Symposium on VLSI.

[6] B. F. C. Cooper,et al. Correlators with Two-Bit Quantization , 1970 .

[7] J. Canaris,et al. A comparison of two fast binary adder configurations , 1990 .

[8] G. K. Maki,et al. Sequence-invariant state machines , 1991 .

[9] D. Radhakrishnan,et al. Formal design procedures for pass transistor switching circuits , 1985 .

[10] S. Whitaker,et al. A programmable architecture for CMOS sequential circuits , 1990 .