Design of programmable parallel LDPC decoder

A partial parallel architecture for LDPC (Low Density Parity Check Code) decoder is proposed. The overall architecture is based on MIMD (Multiple Instruction Stream Multiple Data Stream), the internal calculation unit is based on SIMD (single instruction Stream multiple data Stream). The processor uses the programmable method to realize the NMS (normalized minimum sum) decoding algorithm, can get a higher speed of calculation and easier chip layout. The architecture of the processor has passed the timing simulation on XILINX Kintex-7, the maximum clock frequency is 175MHz. Experimental results show that the structure is suitable for multi code long and multi bit rate LDPC decoder.

[1]  François Charot,et al.  A Parallel and Modular Architecture for 802.16e LDPC Codes , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[2]  Sung-Woo Choi,et al.  An LDPC decoder architecture for multi-rate QC-LDPC codes , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  Keith M. Chugg,et al.  Optimization of scaling soft information in iterative decoding via density evolution methods , 2005, IEEE Transactions on Communications.

[4]  Xiang Bo,et al.  VLSI Implementation of Multi-Standard LDPC Decoder Based on SIMD Architecture , 2010 .

[5]  Yan Li,et al.  Improved min-sum decoding algorithms for irregular LDPC codes , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[6]  Emmanuel Boutillon,et al.  A Novel Architecture for Elementary-Check-Node Processing in Nonbinary LDPC Decoders , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Ahsan Aziz,et al.  High-Throughput FPGA-Based QC-LDPC Decoder Architecture , 2015, 2015 IEEE 82nd Vehicular Technology Conference (VTC2015-Fall).

[8]  Emmanuel Boutillon,et al.  High-speed conflict-free layered LDPC decoder for the DVB-S2, -T2 AND -C2 standards , 2013, SiPS 2013 Proceedings.