Optimization of input protection diode for high speed applications

Optimization of input protection diodes for high-speed applications including RF and Internet receivers is examined. The key parameters used to rate the diodes are the RC time constant and the failure point defined by HBM failure voltage per unit of capacitance. Minimizing the RC time constant for stripe diodes includes looking at tapered metal, wide ground stripes, slot contacts, background doping, and the length of the stripes. Maximizing the failure point includes looking at tapered metal, contacts, and proximity effects.

[1]  C.Y. Chu,et al.  Ultra low impedance transmission line tester , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[2]  W. D. Mack,et al.  New ESD protection schemes for BiCMOS processes with application to cellular radio designs , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[3]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[4]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .

[5]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[6]  M. Muhammad,et al.  Evaluation of diode-based and NMOS/Lnpn-based ESD protection strategies in a triple gate oxide thickness 0.13 µm CMOS logic technology , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  E. Worley,et al.  High current characteristics of devices in a 0.18 /spl mu/m CMOS technology , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[8]  Timothy J. Maloney.  Designing power supply clamps for electrostatic discharge protection of integrated circuits , 1998 .

[9]  Mankoo Lee.  A fringing and coupling interconnect line capacitance model for VLSI on-chip wiring delay and crosstalk , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[10]  S. Ramaswamy,et al.  Modeling substrate diodes under ultra high ESD injection conditions , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.