A multiprocessor architecture for fast packet processing

The design of high performance application-specific processors is the bottleneck in many applications. In critical high data rate network devices such as modems and other end-user interfaces, the packet forwarding engine requires both high degree of flexibility (to support large number of protocols) as well as extremely high performance (to be able to support Gigabit processing). While hardware application-specific designs can cope with performance, they lack flexibility. Although software based solutions could be ideal to meet flexibility and low cost constraints, unfortunately, they miss the speed performance requirement. The main goal of this paper is to present an architectural model to design a new processor architecture based on multiple cores and specific dedicated hardware units. In particular, we propose a new model which takes into account network protocols characteristics and input traffic nature to meet performance and cost requirements.

[1]  Fabrice Monteiro,et al.  A methodology to design a multimedia processor core , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[2]  Gary Jones,et al.  Architecture and instruction set design of an ATM network processor , 2003, Microprocess. Microsystems.

[3]  Luca Benini,et al.  Packetized on-chip interconnect communication analysis for MPSoC , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Richard F. Hobson,et al.  A parallel embedded-processor architecture for ATM reassembly , 1999, TNET.

[5]  Raj Yavatkar,et al.  A highly flexible, distributed multiprocessor architecture for network processing , 2003, Comput. Networks.

[6]  Antonis K. Koukos,et al.  Microprocessor adapter for ATM networks , 2002, Microprocess. Microsystems.

[7]  Bart Pauwels,et al.  Network processor requirements and benchmarking , 2003, Comput. Networks.

[8]  Matthias Kaiserswerth,et al.  The Parallel Protocol Engine , 1993, TNET.

[9]  Walter Willinger,et al.  Self-similarity through high-variability: statistical analysis of Ethernet LAN traffic at the source level , 1997, TNET.

[10]  Jean Calvignac,et al.  Fundamental architectural considerations for network processors , 2003, Comput. Networks.

[11]  Sheldon M. Ross,et al.  Introduction to probability models , 1975 .

[12]  Johan Lilius,et al.  The TACO protocol processor simulation environment , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[13]  Douglas Comer,et al.  Network Systems Design Using Network Processors , 2003 .

[14]  Lothar Thiele,et al.  Performance evaluation of network processor architectures: combining simulation with analytical estimation , 2003, Comput. Networks.