A wide bandwidth fractional-N synthesizer for LTE with phase noise cancellation using a hybrid-ΔΣ-DAC and charge re-timing
暂无分享,去创建一个
[1] Behzad Razavi. A Modeling Approach for ¿¿ FractionalN Frequency Synthesizers Allowing Straightforward Noise Analysis , 2003 .
[2] Baher Haroun,et al. A 110dB SNR and 0.5mW current-steering audio DAC implemented in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[3] Sudhakar Pamarti,et al. Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[4] Mitchell D. Trott,et al. A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.
[5] Bang-Sup Song,et al. A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[6] Bang-Sup Song,et al. A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.
[7] Bob Adams,et al. A 108dB SNR 1.1mW Oversampling Audio DAC with a Three-Level DEM Technique , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[8] Hung-Ming Chien,et al. A 4GHz Fractional-N synthesizer for IEEE 802.11a , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).