A very high energy-efficiency switching technique for SAR ADCs
暂无分享,去创建一个
[1] Franco Maloberti,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[2] E. Skafidas,et al. Design of the internal DAC in SAR ADCs , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).
[3] Jon Guerber,et al. Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .
[4] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.
[5] Jia Hao Cheong,et al. A 400-nW 19.5-fJ/Conversion-Step 8-ENOB 80-kS/s SAR ADC in 0.18- $\mu\hbox{m}$ CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] B.P. Ginsburg,et al. 500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.
[7] Brian P. Ginsburg,et al. An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[8] Andrea Baschirotto,et al. An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[9] Chorng-Kuang Wang,et al. A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[10] Nan Sun,et al. SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .