A low-power soft error tolerant latch scheme