Flexible High Throughput QC-LDPC Decoder With Perfect Pipeline Conflicts Resolution and Efficient Hardware Utilization

Modern communication standards, such as 5G new radio (5G NR), require a high speed decoder for highly irregular quasi-cyclic low density parity check (QC-LDPC) codes. A widely used approach in QC-LDPC decoders is a layered decoding schedule which processes the parity check matrix in parts, thus providing faster convergence. However, pipelined layered decoding architecture suffers from data hazards that reduce the throughput. This paper presents a novel architecture, which can facilitate any QC-LDPC decoding without stall cycles caused by pipeline hazards. The decoder conveniently incorporates both the layered and the flooding schedules in cases when hazards occur. The paper also presents the genetic algorithm based optimization of the decoding schedule for better signal-to-noise ratio (SNR) performance. The proposed architecture enables insertion of a large number of pipeline stages, thus providing high operating frequency. As a case study, the FPGA implementation for WiMAX, DVB-S2X, and 5G NR provided coded throughput of up to 1.77 Gbps, 4.32 Gbps, and 4.92 Gbps at 10 iterations, respectively. The results show a strong throughput increase of 30%–109% compared with the conventional layered decoder for 5G NR for the same SNR performance. The decoder provides highly efficient utilization of resources when compared with the state-of-the-art solutions.

[1]  Frank Kienle,et al.  A novel LDPC decoder for DVB-S2 IP , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.

[3]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[4]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[5]  Brendan J. Frey,et al.  Iterative Decoding of Compound Codes by Probability Propagation in Graphical Models , 1998, IEEE J. Sel. Areas Commun..

[6]  Jaeseok Kim,et al.  Low-complexity multi-way and reconfigurable cyclic shift network of QC-LDPC decoder for Wi-Fi/WIMAX applications , 2013, IEEE Transactions on Consumer Electronics.

[7]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[8]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[9]  Francis C. M. Lau,et al.  A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Xu Chen,et al.  A layered QC-LDPC decoder architecture for high speed communication system , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[11]  David Declercq,et al.  Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Luca Fanucci,et al.  A Scalable Decoder Architecture for IEEE 802.11n LDPC Codes , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[13]  Emmanuel Boutillon,et al.  LDPC decoder architecture for DVB-S2 and DVB-S2X standards , 2015, 2015 IEEE Workshop on Signal Processing Systems (SiPS).

[14]  Roy P. Paily,et al.  High-Throughput LDPC-Decoder Architecture Using Efficient Comparison Techniques & Dynamic Multi-Frame Processing Schedule , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Pedro Larrañaga,et al.  Genetic Algorithms for the Travelling Salesman Problem: A Review of Representations and Operators , 1999, Artificial Intelligence Review.

[16]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[17]  Chi-Ying Tsui,et al.  An Energy Efficient Layered Decoding Architecture for LDPC Decoder , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  David Declercq,et al.  High Throughput FPGA Implementation for regular Non-Surjective Finite Alphabet Iterative Decoders , 2017, 2017 IEEE International Conference on Communications Workshops (ICC Workshops).

[19]  Shu Lin,et al.  Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Renaud Pacalet,et al.  Optimum LDPC decoder: A memory architecture problem , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[21]  Xiao Peng,et al.  DVB-T2 LDPC decoder with perfect conflict resolution , 2012, Proceedings of Technical Program of 2012 VLSI Design, Automation and Test.

[22]  Lajos Hanzo,et al.  A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder , 2017, IEEE Access.

[23]  Jinghu Chen,et al.  Density evolution for two improved BP-Based decoding algorithms of LDPC codes , 2002, IEEE Communications Letters.

[24]  Robert G. Maunder,et al.  A Survey of FPGA-Based LDPC Decoders , 2016, IEEE Communications Surveys & Tutorials.

[25]  Sergio Benedetto,et al.  Mapping interleaving laws to parallel turbo and LDPC decoder architectures , 2004, IEEE Transactions on Information Theory.

[26]  Emmanuel Boutillon,et al.  Conflict resolution for pipelined layered LDPC decoders , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[27]  Marc P. C. Fossorier,et al.  Shuffled iterative decoding , 2005, IEEE Transactions on Communications.

[28]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[29]  Hyeong-Ju Kang,et al.  Low-complexity, high-speed multi-size cyclic-shifter for quasi-cyclic LDPC decoder , 2018 .

[30]  Zhongfeng Wang,et al.  Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[32]  Hanho Lee,et al.  An Area-efficient Half-row Pipelined Layered LDPC Decoder Architecture , 2017 .

[33]  Shrinivas Kudekar,et al.  Design of Low-Density Parity Check Codes for 5G New Radio , 2018, IEEE Communications Magazine.

[34]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[35]  Yanjun Zhang,et al.  Matrix reordering techniques for memory conflict reduction for pipelined QC-LDPC decoder , 2014, 2014 IEEE/CIC International Conference on Communications in China (ICCC).

[36]  Huang-Chang Lee,et al.  Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  Vikram Arkalgud Chandrasetty,et al.  Resource efficient LDPC decoders for multimedia communication , 2015, Integr..

[38]  Michaelraj Kingston Roberts,et al.  An area efficient and high throughput multi-rate quasi-cyclic LDPC decoder for IEEE 802.11n applications , 2014, Microelectron. J..

[39]  Soner Yesil,et al.  Dual port ram based layered decoding for Multi Rate Quasi-Cyclic LDPC codes , 2014, 2014 12th International Conference on Signal Processing (ICSP).

[40]  Robert G. Gallagher.  Analysis of Number of Independent Decoding Iterations , 2003 .

[41]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[42]  Kaixiong Su,et al.  Updating conflict solution for pipelined layered LDPC decoder , 2015, 2015 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC).

[43]  Shu Lin,et al.  QSN—A Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[44]  Wonyong Sung,et al.  Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.