KEY COMPONENTS IN THE DESIGN OF IMAGE AND VIDEO COMPRES- SION ICs

There is a new generation of digital signal processors for image and video compression and decompression. Regardless of their complexity, most of the image and video compression architectures share three major components: an accelerator for computing two-dimensional DCTs and IDCTs, a motion estimator, and a variable length coder and decoder. This paper presents a general overview of some of the most common designs and architectures for the hardware implementation of these key components in image compression ICs.

[1]  K. Ramachandran,et al.  VLSI implementation of an entropy coder and decoder for advanced TV applications , 1990, IEEE International Symposium on Circuits and Systems.

[2]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[3]  M. Liou,et al.  A concurrent architecture for VLSI implementation of discrete cosine transform , 1987, IEEE Transactions on Circuits and Systems.

[4]  Takao Nishitani,et al.  An encoder/decoder chip set for the MPEG video standard , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[5]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[6]  Hisashi Kodama,et al.  A video digital signal processor with a vector-pipeline architecture , 1992 .

[7]  A. Artieri,et al.  A dedicated circuit for real time motion estimation , 1991, Euro ASIC '91.

[8]  D. Birreck,et al.  Classification for 2D-DCTs and a new architecture with distributed arithmetic , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[9]  Konstantinos Konstantinides,et al.  Monolithic architectures for image processing and compression , 1992, IEEE Computer Graphics and Applications.