Exploring the Power – Prediction Accuracy Trade-Off in a Deep Learning Neural Network using Wide Compliance RRAM Device
暂无分享,去创建一个
Nagarajan Raghavan | Eng Huat Toh | Nagaraj Lakshmana Prabhu | Desmond Loy Jia Jun | Putu Andhita Dananjaya | Wen Siang Lew
[1] H.-S. Philip Wong,et al. In-memory computing with resistive switching devices , 2018, Nature Electronics.
[2] Shimeng Yu,et al. Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design , 2015, IEEE Transactions on Electron Devices.
[3] Yunlong Cai,et al. Latency Optimization for Resource Allocation in Mobile-Edge Computation Offloading , 2017, IEEE Transactions on Wireless Communications.
[4] Geoffrey E. Hinton,et al. ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.
[5] Alessandro Carrega,et al. Improving Efficiency of Edge Computing Infrastructures through Orchestration Models † , 2018, Comput..
[6] Jacopo Frascaroli,et al. Evidence of soft bound behaviour in analogue memristive devices for neuromorphic computing , 2018, Scientific Reports.
[7] L. Goux,et al. Intrinsic switching variability in HfO2 RRAM , 2013, 2013 5th IEEE International Memory Workshop.
[8] W. Jang,et al. Low-Power and Highly Reliable Multilevel Operation in $ \hbox{ZrO}_{2}$ 1T1R RRAM , 2011, IEEE Electron Device Letters.