Analogue CMOS continuous-time tapped delay-line circuit

A microelectronic 20-stage tapped delay line consisting of cascaded lowpass filter amplifier stages has been demonstrated. The delay per tap is ~2.7 ns, and different versions have been optimised for pulsed and narrowband operation in the 30 – 70 MHz frequency range. Potential applications are in radar and adaptive antenna systems.