Design optimization of NEMS switches for single-electron logic applications
暂无分享,去创建一个
In this work, we focus on the design optimization and the analysis of the latter device in order to evaluate its merit and demerit. We propose a realistic low-voltage window design methodology, which could actually also be used for systematical design of conventional NEMS switches. We also demonstrate some applications that arise from the movable gate, such as a way to cope with the random background charge problem and to build logic functions.
[1] W. Lin,et al. Casimir effect on the pull-in parameters of nanometer switches , 2005 .
[2] Hiroshi Mizuta,et al. Voltage-limitation-free analytical single-electron transistor model incorporating the effects of spin-degenerate discrete energy states , 2008 .
[3] A. Cleland,et al. Nanometre-scale displacement sensing using a single electron transistor , 2003, Nature.
[4] B. Camarota,et al. Approaching the Quantum Limit of a Nanomechanical Resonator , 2004, Science.