From an analytic NBTI device model to reliability assessment of complex digital circuits

In safety critical applications precise characterization of circuits to predict the lifetime reliability is a key challenge. This paper proposes a reliability assessment tool to model and simulate the NBTI degradation including its recovery effect during the design phase of digital circuits. The model is based on single device models and the corresponding measurement data. The circuits under test can be custom designed on transistor level and/or designed on gate level. The toolset is applied to a test circuit to evaluate its reliability within the lifetime. Considering not only the permanent component of NBTI but also the recoverable part, the tool provides a useful means to prevent an early circuit failure at minimum costs. Our studies support the applicability of the proposed method to efficiently estimate application specific reliability requirements over lifetime.

[1]  Said Hamdioui,et al.  Modeling and mitigating NBTI in nanoscale circuits , 2011, 2011 IEEE 17th International On-Line Testing Symposium.

[2]  B. Kaczer,et al.  Analytic modeling of the bias temperature instability using capture/emission time maps , 2011, 2011 International Electron Devices Meeting.

[3]  M. Miura-Mattausch,et al.  Compact reliability model for degradation of advanced p-MOSFETs due to NBTI and hot-carrier effects in the circuit simulation , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[4]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[5]  D. Schmitt-Landsiedel,et al.  Modeling of NBTI-recovery effects in analog CMOS circuits , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[6]  Yu Wang,et al.  Circuit-level delay modeling considering both TDDB and NBTI , 2011, 2011 12th International Symposium on Quality Electronic Design.

[7]  S. Mahapatra,et al.  Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.

[8]  M. Nelhiebel,et al.  The ‘permanent’ component of NBTI: Composition and annealing , 2011, 2011 International Reliability Physics Symposium.

[9]  Ulf Schlichtmann,et al.  Aging analysis of circuit timing considering NBTI and HCI , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[10]  S. Mukhopadhyay,et al.  A comprehensive AC / DC NBTI model: Stress, recovery, frequency, duty cycle and process dependence , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[11]  Doris Schmitt-Landsiedel,et al.  Reliability monitoring of digital circuits by in situ timing measurement , 2013, 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[12]  Tibor Grasser,et al.  Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..

[13]  Christof Paar,et al.  Secure In-Vehicle Communication , 2006 .

[14]  T. Grasser,et al.  Understanding and modeling AC BTI , 2011, 2011 International Reliability Physics Symposium.

[15]  Hanming Wu,et al.  New observations on AC NBTI induced dynamic variability in scaled high-κ/Metal-gate MOSFETs: Characterization, origin of frequency dependence, and impacts on circuits , 2012, 2012 International Electron Devices Meeting.

[16]  T. Grasser,et al.  Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability , 2007, 2007 IEEE International Electron Devices Meeting.

[17]  Sachin S. Sapatnekar,et al.  NBTI-Aware Synthesis of Digital Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.