Device Integration Issues Towards 10 nm MOSFETs
暂无分享,去创建一个
Zhen Zhang | J. Hallstedt | Shili Zhang | M. Ostling | B.G. Malm | M. von Haartman | P.-E. Hellstrom | Shi-Li Zhang | Zhen Zhang | M. Ostling | J. Hållstedt | M. von Haartman | P. Hellstrom | B. G. Malm
[1] Shi-Li Zhang,et al. MOSFETs with recessed SiGe Source/Drain junctions formed by selective etching and growth , 2004 .
[2] C. Ozturk,et al. Low temperature (800/spl deg/C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[3] Mikael Östling,et al. Lateral encroachment of Ni-silicides in the source/drain regions on ultrathin silicon-on-insulator , 2005 .
[5] Dongping Wu,et al. Investigation of low-frequency noise and Coulomb scattering in Si0.8Ge0.2 surface channel pMOSFETs with ALD Al2O3 gate dielectrics , 2005 .
[6] Mikko Ritala,et al. Atomic layer deposition (ALD): from precursors to thin film structures , 2002 .
[7] C. Hu,et al. Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[8] C. Hu,et al. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .
[9] C. Hu,et al. A spacer patterning technology for nanoscale CMOS , 2002 .
[10] Y.H. Kim,et al. Systematic study of work function engineering and scavenging effect using NiSi alloy FUSI metal gates with advanced gate stacks , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[11] H. Iwai,et al. Advanced gate dielectric materials for sub-100 nm CMOS , 2002, Digest. International Electron Devices Meeting,.
[12] Mikael Östling,et al. Low-frequency noise in Si0.7Ge0.3 surface channel pMOSFETs with ALD HfO2/Al2O3 gate dielectrics , 2004 .
[13] K. Choi,et al. A systematic study of the influence of nitrogen in tuning the effective work function of nitrided metal gates , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..
[14] Tohru Mogami,et al. A dual-metal gate CMOS technology using nitrogen-concentration-controlled TiNx film , 2001 .
[15] S.-L. Zhang,et al. A novel strained Si/sub 0.7/Ge/sub 0.3/ surface-channel pMOSFET with an ALD TiN/Al/sub 2/O/sub 3//HfAlO/sub x//Al/sub 2/O3 gate stack , 2003, IEEE Electron Device Letters.
[16] O. Richard,et al. A new technique to fabricate ultra-shallow-junctions, combining in situ vapour HCl etching and in situ doped epitaxial SiGe re-growth , 2004 .
[17] S. Locorotondo,et al. CMOS integration of dual work function phase controlled Ni FUSI with simultaneous silicidation of NMOS (NiSi) and PMOS (Ni-rich silicide) gates on HfSiON , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[18] J.G. Fossum,et al. Inverted T channel FET (ITFET) - Fabrication and characteristics of vertical-horizontal, thin body, multi-gate, multi-orientation devices, ITFET SRAM bit-cell operation. A novel technology for 45nm and beyond CMOS. , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[19] K. Kukli,et al. Recent developments in the MOCVD and ALD of rare earth oxides and silicates , 2005 .
[20] Chenming Hu,et al. Sub-20 nm CMOS FinFET technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[21] Madhav P. Desai,et al. The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance , 2002 .
[22] B. Ryu,et al. High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[23] Chenming Hu,et al. Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era , 2002 .
[25] M. Bohr,et al. A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.
[26] G. Pant,et al. High performance gate first HfSiON dielectric satisfying 45nm node requirements , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[27] S. De Gendt,et al. High performing 8 A EOT HfO/sub 2//TaN low thermal-budget n-channel FETs with solid-phase epitaxially regrown (SPER) junctions , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[28] S.-L. Zhang,et al. Influence of surface treatment prior to ALD high-/spl kappa/ dielectrics on the performance of SiGe surface-channel pMOSFETs , 2004, IEEE Electron Device Letters.
[29] M. Östling,et al. Formation of shallow junctions by HCl-based Si etch followed by selective epitaxy of B-doped Si1-xGex in RPCVD , 2004 .