Modeling FET Variation Within a Chip as a Function of Circuit Design and Layout Choices