The Short Channel Effect Immunity of Silicon Nanowire SONOS Flash Memory Using TCAD Simulation
暂无分享,去创建一个
Ga-Won Lee | Seung-Dong Yang | Ho-Jin Yun | Kwang-Seok Jeong | Hi-Deok Lee | Yu-Mi Kim | K. Jeong | H. Yun | Seung-Dong Yang | H. Lee | Ga-Won Lee | J. Oh | Sang Youl Lee | Jae-Sub Oh | Yu-Mi Kim | Sang Youl Lee
[1] Chih-Yuan Lu,et al. Reliability of planar and FinFET SONOS devices for NAND flash applications - Field enhancement vs. barrier engineering , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.
[2] Yang Yang,et al. Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures , 2000 .
[3] W. Marsden. I and J , 2012 .
[4] YunSeung Shin,et al. Non-volatile memory technologies for beyond 2010 , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[5] Charles M. Lieber,et al. High Performance Silicon Nanowire Field Effect Transistors , 2003 .
[6] B. Ryu,et al. High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[7] M. Chan,et al. Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation , 2009, IEEE Electron Device Letters.
[8] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[9] Chenming Hu,et al. Patterning sub-30-nm MOSFET gate with i-line lithography , 2001 .
[10] Sarunya Bangsaruntip,et al. Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs , 2010, IEEE Electron Device Letters.
[11] B. Ryu,et al. Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.