CMOS process design for minimization of IC power consumption using TCAD

CMOS low-voltage process design is presented as an example of industrial application of technology CAD. TCAD tools are used to evaluate G/sub P/, the gain in power efficiency (i.e. battery lifetime) which is achievable by reduction of supply voltage (V/sub dd/) with adaptation of threshold voltage (V/sub th/) and gate length scaling for constant performance. The trade-off between leakage and active power depending on the IC properties is studied. Maximum G/sub P/ found for a 16 bit microprocessor with 32 kB on chip SRAM is about 7 for V/sub th/ of /spl plusmn/0.3V and V/sub dd/ of 1.3V.

[1]  Reinhart Schultz,et al.  TITAN: An Universal Circuit Simulator with Event Control for Latency Exploitation , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[2]  S. Selberherr,et al.  MINIMOS 3: A MOSFET simulator that includes energy balance , 1987, IEEE Transactions on Electron Devices.

[3]  R. Chapman,et al.  Oxide thickness dependence of inverter delay and device reliability for 0.25 /spl mu/m CMOS technology , 1993, Proceedings of IEEE International Electron Devices Meeting.

[4]  W. Jacobs.  The SATURN Technology CAD System , 1993 .