A digital calibration technique for multi-bit-per-stage pipelined ADC

In this paper, a digital calibration algorithm, based on original radix 2 off-line algorithm, is employed to calibrate a 4 stages, 12 bits pipelined Analog-to-Digital Converter(ADC). The detail implementation process of this algorithm, from algorithm design to circuit structure, is presented. The simulation results show that the calibrated ADC achieves SNR of 73.9 dB, SNDR of 73.3 dB, SFDR of 84.2 dB, DNL of 0.47 LSB and INL of 0.84 LSB.

[1]  Donald M. Hummels,et al.  Continuous digital calibration of pipeline A/D converters , 2005, IEEE Transactions on Instrumentation and Measurement.

[2]  Bang-Sup Song,et al.  A 13-b Linear, 40-MS/s Pipelined ADC With Self-Configured Capacitor Matching , 2007, IEEE Journal of Solid-State Circuits.

[3]  Bang-Sup Song,et al.  A 13b linear 40MS/s pipelined ADC with self-configured capacitor matching , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[5]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[6]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[7]  Weiwen Tang,et al.  A digital nonlinearity correction technique for pipelined ADC's , 2010, 2010 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[8]  D. M. Hummels,et al.  Continuous Digital Calibration of Pipeline A/D Converters , 2005, IMTC 2005.

[9]  Arash Kamali,et al.  A fully digital Background calibration technique for pipeline analog-to-digital converters , 2009, 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.