Design of Near Threshold 10T- Full Subtractor Circuit for Energy Efficient Signal Processing Applications

In recent years, near threshold computing is becoming a promising solution to achieve minimum energy consumption. In this paper, the Dynamic Threshold body MOS (DTMOS) technique is assessed in the context of 10T full subtractor circuit designed to operate in the near threshold region. The performance parameters – Energy, power, area, delay, and EDP were computed and compared with the conventional CMOS (C-CMOS) Full subtractor. The simulations were performed using cadence 90 nm technology with Ultra Low Voltage (ULV) of 0.3V. The results have been shown that the proposed 10T full subtractor circuit with DTMOS scheme achieves more than 18% savings in delay, 26% savings in energy consumption and 39% savings in EDP in comparison with the conventional CMOS configuration and other hybrid counterparts.

[1]  Saifur Rahman,et al.  Design and Implementation of Low Power 8-bit Carry-look Ahead Adder Using Static CMOS Logic and Adiabatic Logic , 2013 .

[2]  R. Sakthivel,et al.  Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique , 2016 .

[3]  Bomy Chen,et al.  Scalability and biasing strategy for CMOS with active well bias , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[4]  Mohammad Reza Reshadinezhad,et al.  A Novel 4×4 Universal Reversible Gate as a Cost Efficient Full Adder/Subtractor in Terms of Reversible and Quantum Metrics , 2015 .

[5]  Chenming Hu,et al.  A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[6]  USN Rao,et al.  Adaptive Signal Processing for Improvement of Convergence Characteristics of FIR Filter , 2013 .

[7]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[8]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[9]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Gaetano Palumbo,et al.  Mixed Full Adder topologies for high-performance low-power arithmetic circuits , 2007, Microelectron. J..

[11]  Cristina Silvano,et al.  Near Threshold Computing, Technology, Methods and Applications , 2015 .

[12]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[13]  Hua Cao,et al.  A New Adder Theory Based on Half Adder and Implementation in COMS Gates , 2010 .