Novel Quadruple Cross-Coupled Memory Cell Designs With Protection Against Single Event Upsets and Double-Node Upsets
暂无分享,去创建一个
Patrick Girard | Zhengfeng Huang | Jun Zhou | Aibin Yan | Xiaoqing Wen | Yuanjie Hu | Jie Cui | P. Girard | Yuanjie Hu | X. Wen | Zhengfeng Huang | Aibin Yan | Jie Cui | Jun Zhou
[1] Spyros Tragoudas,et al. A Highly Robust Double Node Upset Tolerant latch , 2016, 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
[2] Huaguo Liang,et al. A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology , 2015, IEICE Trans. Electron..
[3] Narayanan Vijaykrishnan,et al. Dual Mode Ferroelectric Transistor based Non-Volatile Flip-Flops for Intermittently-Powered Systems , 2018, ISLPED.
[4] Suge Yue,et al. Design of a novel 12T radiation hardened memory cell tolerant to single event upsets (SEU) , 2017, 2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM).
[5] Balaji Narasimham,et al. Scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).
[6] Hai Huang,et al. Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Huaguo Liang,et al. A High Performance SEU Tolerant Latch , 2015, J. Electron. Test..
[8] Ken Choi,et al. High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Jun Xiao,et al. Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Masanori Hashimoto,et al. Characterizing SRAM and FF soft error rates with measurement and simulation , 2019, Integr..
[11] Xu Hui,et al. Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches , 2015, IEICE Electron. Express.
[12] Xin Xie,et al. A novel highly reliable and low-power radiation hardened SRAM bit-cell design , 2018, IEICE Electron. Express.
[13] Kazutoshi Kobayashi,et al. Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI , 2019, IEEE Journal of the Electron Devices Society.
[14] Huaguo Liang,et al. Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Fabrizio Lombardi,et al. Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Mehdi Baradaran Tahoori,et al. Fault Tolerant Non-Volatile spintronic flip-flop , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[17] L. Chen,et al. A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience , 2017, IEEE Transactions on Nuclear Science.
[18] Xiaoqing Wen,et al. Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS , 2018, IEEE Transactions on Emerging Topics in Computing.
[19] Bingbing Xia,et al. Design and Comparison of High-Reliable Radiation-Hardened Flip-Flops Under SMIC 40nm Process , 2016, J. Circuits Syst. Comput..
[20] Mahdi Fazeli,et al. Single Event Multiple Upset (SEMU) Tolerant Latch Designs in Presence of Process and Temperature Variations , 2015, J. Circuits Syst. Comput..
[21] Kiamal Z. Pekmestzi,et al. DIRT latch: A novel low cost double node upset tolerant latch , 2017, Microelectron. Reliab..
[22] Qiang Zhao,et al. Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[23] Xin Xie,et al. A novel SEU tolerant memory cell for space applications , 2018, IEICE Electron. Express.
[24] Christos A. Papachristou,et al. A low power memory cell design for SEU protection against radiation effects , 2012, 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).
[25] Jie Li,et al. A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets , 2016, IEEE Transactions on Device and Materials Reliability.