Process variation-tolerant 3D microprocessor design: An efficient architectural solution

Process variation is one of the most challenging problems for 3D microprocessors. This is because stacked dies are likely to have fairly different characteristics due to wafer-to-wafer (W2W) variations, which may severely hurt yield of 3D microprocessors. In this paper, we introduce a process variation-tolerant 3D microprocessor design that exploits an architectural insight: narrow-width values. The main target of our technique is last-level caches (LLCs), which are composed of several dies. By storing only the meaningful bit parts within a data word into the LLCs while discarding the zero bit parts (which can be recovered by the zero-extension logic), our proposed technique improves a storage efficiency of the LLCs, which eventually enhances cache yield. According to our evaluation results, our technique significantly improves cache yield in a performance-/energy-efficient manner.

[1]  Alok N. Choudhary,et al.  Quantifying and coping with parametric variations in 3D-stacked microarchitectures , 2010, Design Automation Conference.

[2]  Margaret Martonosi,et al.  Dynamically exploiting narrow width operands to improve processor power and performance , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[3]  Kanad Ghose,et al.  Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).

[4]  Kevin Skadron,et al.  Impact of Parameter Variations on Multi-Core Chips , 2006 .

[5]  Sung Woo Chung,et al.  Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Kaushik Roy,et al.  A process-tolerant cache architecture for improved yield in nanoscale technologies , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Osman S. Unsal,et al.  Exploiting Narrow Values for Soft Error Tolerance , 2006, IEEE Computer Architecture Letters.

[8]  Sung Woo Chung,et al.  Selective wordline voltage boosting for caches to manage yield under process variations , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[9]  Ke Meng,et al.  Process Variation Aware Cache Leakage Management , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[10]  Gabriel H. Loh,et al.  Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[11]  Sunggu Lee,et al.  A novel tag access scheme for low power L2 cache , 2011, 2011 Design, Automation & Test in Europe.

[12]  Shuai Wang,et al.  In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability , 2006, International Conference on Dependable Systems and Networks (DSN'06).

[13]  Sung Woo Chung,et al.  Exploiting narrow-width values for process variationtolerant 3-D microprocessors , 2012, DAC Design Automation Conference 2012.

[14]  Kaushik Roy,et al.  Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.

[15]  Sule Ozev,et al.  Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching , 2008, CF '08.

[16]  Abhishek Das,et al.  Microarchitectures for Managing Chip Revenues under Process Variations , 2008, IEEE Comput. Archit. Lett..

[17]  Per Stenström,et al.  Characterization and exploitation of narrow-width loads: the narrow-width cache approach , 2010, CASES '10.

[18]  Gabriel H. Loh,et al.  Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[19]  Sherief Reda,et al.  Parametric yield management for 3D ICs: Models and strategies for improvement , 2008, JETC.

[20]  Jun Yang,et al.  Variation-tolerant non-uniform 3D cache management in die stacked multicore processor , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).