Theoretical Upperbound of the Spurious-Free Dynamic Range in Direct Digital Frequency Synthesizers Realized by Polynomial Interpolation Methods

In this paper, a universal mathematical method is proposed to determine the upperbound of the spurious-free dynamic range (SFDR) in direct digital frequency synthesizers (DDFSs) realized by piecewise polynomial interpolation methods. The Fourier series is used to establish a linear matrix relationship between the frequency spectrum of the interpolated sinusoidal signal and the coefficients of the interpolating polynomials. This matrix relationship can be considered as a linear overdetermined system of equations, which can be solved for the ideal spectrum where the fundamental harmonic has an amplitude of one and the other harmonics are zero. It is shown that the Moore-Penrose pseudoinverse and Chebyshev minimax methods find the coefficients corresponding to the largest signal-to-noise ratio and maximum SFDR designs, respectively. The proposed method is used to show that the maximum SFDR of a DDFS based on the even fourth-order polynomial interpolation is 74.35 dBc. A DDFS based on the aforementioned method is designed and its architecture is optimized to obtain an SFDR of 72.2 dBc. A VLSI implementation of the proposed DDFS is also reported.

[1]  V. P. Sreedharan,et al.  Chebyshev and $l^1 $-Solutions of Linear Equations Using Least Squares Solutions , 1968 .

[2]  F. R. Gantmakher.  The Theory of Matrices , 1984 .

[3]  D. Al-Khalili,et al.  Low power direct digital frequency synthesizers in 0.18 /spl mu/m CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  G. A. Watson,et al.  Approximation in normal linear spaces , 2000 .

[5]  Jouko Vankka.  1996 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM METHODS OF MAPPING FROM PHASE TO SINE AMPLITUDE IN DIRECT DIGITAL SYNTHESIS , 1996 .

[6]  Beomsup Kim,et al.  Quadrature direct digital frequency synthesizers using interpolation-based angle rotation , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .

[9]  Dhamin Al-Khalili,et al.  Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis , 2004 .

[10]  Davide De Caro,et al.  High-performance direct digital frequency synthesizers using piecewise-polynomial approximation , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  A.G.M. Strollo,et al.  High-performance direct digital frequency synthesizers in 0.25 /spl mu/m CMOS using dual-slope approximation , 2005, IEEE Journal of Solid-State Circuits.

[12]  Choong Hun Lee,et al.  Prevention of active area shrinkage using polysilicon stepped shallow trench isolation technology , 2003 .

[13]  J. Niittylahti,et al.  Exact analysis of spurious signals in direct digital frequency synthesisers due to phase truncation , 2003 .

[14]  J. Vankka.  Methods of mapping from phase to sine amplitude in direct digital synthesis , 1997, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[15]  Amir M. Sodagar,et al.  A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation , 2001 .

[16]  H. Samueli,et al.  An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[17]  K.I. Palomaki,et al.  Quadrature direct digital frequency synthesizer using an angle rotation algorithm , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[18]  Ian Barrodale,et al.  Algorithm 495: Solution of an Overdetermined System of Linear Equations in the Chebychev Norm [F4] , 1975, TOMS.

[19]  Reza R. Adhami,et al.  Comments on "A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula" , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Chua-Chin Wang,et al.  A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Kari Halonen,et al.  Direct Digital Synthesizers , 2001 .

[22]  F. Cardells-Tormo,et al.  Optimisation of direct digital frequency synthesisers based on CORDIC , 2001 .

[23]  Peter Lancaster,et al.  The theory of matrices , 1969 .

[24]  Kari Halonen,et al.  Preface , 2021 .

[25]  A. Conn,et al.  On Cline’s Direct Method for Solving Overdetermined Linear Systems in the $L_\infty $ Sense , 1978 .

[26]  B.E. Wells,et al.  A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation , 2004, Thirty-Sixth Southeastern Symposium on System Theory, 2004. Proceedings of the.

[27]  A. Willson,et al.  Exact analysis of DDS spurs and SNR due to phase truncation and arbitrary phase-to-amplitude errors , 2005, Proceedings of the 2005 IEEE International Frequency Control Symposium and Exposition, 2005..

[28]  John A. Nelder,et al.  A Simplex Method for Function Minimization , 1965, Comput. J..

[29]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[30]  C. S. Duris.  An exchange method for solving Haar or non-Haar overdetermined linear equations in the sense of Chebyshev , 1968, ACM National Conference.

[31]  J. Niittylahti,et al.  Low-power direct digital frequency synthesizer , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[32]  David G. Moursund.  Chebyshev Solution of n+1 Linear Equations in n + 1nUnknowns , 1965, JACM.

[33]  Gene H. Golub,et al.  Numerical Analysis: Stable numerical methods for obtaining the Chebyshev solution to an overdetermined system of equations , 1968, Commun. ACM.

[34]  Ravi Kumar Kolagotla,et al.  VLSI implementation of 350 MHz 0.35 /spl mu/m 8 bit merged squarer , 1998 .

[35]  Davide De Caro,et al.  Direct digital frequency synthesizers with polynomial hyperfolding technique , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[36]  R. J. van de Plassche,et al.  A 540-MHz 10-b polar-to-Cartesian converter , 1991 .

[37]  Leonid P. Lebedev,et al.  Approximation in a Normed Linear Space , 1996 .

[38]  Reza R. Adhami,et al.  Arbitrary waveform DDFS utilizing Chebyshev polynomials interpolation , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.