A Memory Access Decreased Decoding Scheme for Double Binary Convolutional Turbo Code

[1]  An-Yeu Wu,et al.  Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Zhongfeng Wang,et al.  Memory-reduced MAP decoding for double-binary convolutional Turbo code , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Guido Masera,et al.  On optimal and near-optimal turbo decoding using generalized max operator , 2009, IEEE Communications Letters.

[4]  An-Yeu Wu,et al.  Low-Power Memory-Reduced Traceback MAP Decoding for Double-Binary Convolutional Turbo Decoder , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  In-Cheol Park,et al.  Low-power log-MAP decoding based on reduced metric memory access , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  In-Cheol Park,et al.  Low-power hybrid turbo decoding based on reverse calculation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Claude Berrou,et al.  The advantages of non-binary turbo codes , 2001, Proceedings 2001 IEEE Information Theory Workshop (Cat. No.01EX494).

[8]  Francky Catthoor,et al.  Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[9]  J. Vogt,et al.  Improving the max-log-MAP turbo decoder , 2000 .

[10]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.