Cost-Performance Co-Analysis in VLSI Implementation of Existing and New Defuzzification Methods
暂无分享,去创建一个
[1] Vincenzo Catania,et al. VLSI hardware architecture for complex fuzzy systems , 1999, IEEE Trans. Fuzzy Syst..
[2] Etienne E. Kerre,et al. Defuzzification: criteria and classification , 1999, Fuzzy Sets Syst..
[3] Alessandro Gabrielli,et al. Very fast rate 2-input fuzzy processor for high energy physics , 2002, Fuzzy Sets Syst..
[4] M. J. Wierman,et al. Empirical study of defuzzification , 2003, 22nd International Conference of the North American Fuzzy Information Processing Society, NAFIPS 2003.
[5] Angel Barriga,et al. HARDWARE IMPLEMENTATION OF A GENERAL PURPOSE FUZZY CONTROLLER , 1995 .
[6] Bernard De Baets,et al. A comparison of three methods for computing the center of gravity defuzzification , 2004, FUZZ-IEEE.
[7] Thomas A. Runkler,et al. Selection of appropriate defuzzification methods using application specific properties , 1997, IEEE Trans. Fuzzy Syst..
[8] Witold Pedrycz,et al. A survey of defuzzification strategies , 2001, Int. J. Intell. Syst..
[9] R. d'Amore. A bit scalable architecture for fuzzy processors with three inputs and a flexible fuzzification unit , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).
[10] Hyung Lee-Kwang,et al. An architecture of fuzzy logic controller with parallel defuzzification , 1996, Proceedings of North American Fuzzy Information Processing.
[11] Jean J. Saade,et al. Defuzzification techniques for fuzzy controllers , 2000, IEEE Trans. Syst. Man Cybern. Part B.
[12] Miguel A. Melgarejo,et al. Distributed arithmetic in the design of high speed hardware fuzzy inference systems , 2003, 22nd International Conference of the North American Fuzzy Information Processing Society, NAFIPS 2003.
[13] José Luis Martín,et al. Hardware implementation of a pipeline fuzzy controller and software tools , 2002, Fuzzy Sets Syst..
[14] H. Watanabe,et al. A VLSI fuzzy logic controller with reconfigurable, cascadable architecture , 1990 .
[15] Osamu Saotome,et al. A Two-Input, One-Output Bit-Scalable Architecture for Fuzzy Processors , 2001, IEEE Des. Test Comput..
[16] B. M. Mohan,et al. Some numerical aspects of center of area defuzzification method , 2002, Fuzzy Sets Syst..