A 580 MHz RISC microprocessor in SOI

A RISC microprocessor remapped in SOI technology exploits the advantages of SOI to boost processor frequency by 20% to 580MHz at 2.0V and 85/spl deg/C and fast process. The separation by implanted oxygen (SIMOX) SOI process produces partially-depleted devices. Source and drain capacitances are reduced by an order of magnitude, improving gate delay by 12%. Reduction in body-bias effects on device stacks and passgate topologies results in an additional 15%-25% improvement. Speed gains of up to 35% are achieved in some designs. The frequency-limiting paths in this processor are dominated by SRAM access and self-timed dynamic circuits whose timing had to be relaxed to guarantee functionality.

[1]  S. S. Yuen,et al.  Recess channel structure for reducing source/drain series resistance in ultra-thin SOI MOSFETs , 1993, Proceedings of 1993 IEEE International SOI Conference.

[2]  Dimitri A. Antoniadis,et al.  Short-channel effects in deep-submicrometer SOI MOSFETS , 1993, Proceedings of 1993 IEEE International SOI Conference.

[3]  C. Nicoletta,et al.  A 250 MHz 5 W RISC microprocessor with on-chip L2 cache controller , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4]  E. Leobandung,et al.  A 7.9/5.5 psec room/low temperature SOI CMOS , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[5]  M. Bruel.  Silicon on insulator material technology , 1995 .

[6]  Chenming Hu,et al.  A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[7]  M. Matloubian.  Analysis of hybrid-mode operation of SOI MOSFETs , 1993, Proceedings of 1993 IEEE International SOI Conference.

[8]  J.-P. Colinge,et al.  An SOI voltage-controlled bipolar-MOS device , 1987, IEEE Transactions on Electron Devices.