Employing logic-enhanced memory for high-performance ATM network interfaces
暂无分享,去创建一个
[1] H. V. Jagadish,et al. Towards a Gigabit IP Router , 1992, J. High Speed Networks.
[2] David Clark,et al. An analysis of TCP processing overhead , 1989 .
[3] S. Van Singel,et al. Logic-enhanced memories for data-intensive processing , 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing.
[4] Jonathan M. Smith,et al. A high-performance host interface for ATM networks , 1991, SIGCOMM 1991.
[5] David E. McDysan,et al. ATM: Theory and Application , 1994 .
[6] H. T. Kung,et al. The design of nectar: a network backplane for heterogeneous multicomputers , 1989, ASPLOS 1989.
[7] 大野 義夫,et al. Computer Graphics : Principles and Practice, 2nd edition, J.D. Foley, A.van Dam, S.K. Feiner, J.F. Hughes, Addison-Wesley, 1990 , 1991 .
[8] David R. Cheriton,et al. The VMP network adapter board (NAB): high-performance network communication for multiprocessors , 1988, SIGCOMM 1988.
[9] Peter M. Kogge,et al. EXECUBE-A New Architecture for Scaleable MPPs , 1994, 1994 International Conference on Parallel Processing Vol. 1.
[10] David Clark,et al. Architectural considerations for a new generation of protocols , 1990, SIGCOMM 1990.
[11] Henry Fuchs,et al. Breaking the frame-buffer bottleneck with logic-enhanced memories , 1992, IEEE Computer Graphics and Applications.
[12] R. Ng. Memory-fast computer memories , 1992, IEEE Spectrum.