An accurate time-to-digital converter based on a self-timed ring oscillator for on-the-fly time measurement

This paper proposes a new architecture of a time-to-digital converter (TDC) based on a self-timed ring (STR) oscillator with sub-gate delay resolution. The proposed TDC can virtually achieve as fine as desired time resolution by simply increasing its number of stages thanks to the STR unique features. Exploiting the phase difference between events propagating in the same STR without collision, this TDC benefit from a uniform phase distribution. Thus, under certain conditions, a regular time base can be generated and a compact readout algorithm can be applied. Moreover, the proposed technique allows on-the-fly time measurement on fast non-periodic signals. As a proof-of-concept, an STR-based TDC with only 9-stages has been simulated using 28 nm FDSOI technology. A time resolution of 8.9 ps has been achieved. Without using calibration, the measured DNL and INL are 0.44 and 0.40 LSB, respectively. Simulation results point out the advantage of this TDC in terms of measurement accuracy and state the limit of the on-the-fly measurement according to the dependency between the jitter and the time resolution.

[1]  Laurent Fesquet,et al.  Programmable/Stoppable Oscillator Based on Self-Timed Rings , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[2]  Jan M. Rabaey,et al.  Hyperdimensional Computing Exploiting Carbon Nanotube FETs, Resistive RAM, and Their Monolithic 3D Integration , 2018, IEEE Journal of Solid-State Circuits.

[3]  Pietro Andreani,et al.  A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps , 2012, IEEE Journal of Solid-State Circuits.

[4]  Laurent Fesquet,et al.  On-the-fly and sub-gate-delay resolution TDC based on self-timed ring: A proof of concept , 2017, 2017 15th IEEE International New Circuits and Systems Conference (NEWCAS).

[5]  Vincenzo Izzo,et al.  A Time-to-Digital Converter Based on a Digitally Controlled Oscillator , 2016, IEEE Transactions on Nuclear Science.

[6]  M. Jamal Deen,et al.  Recent Developments and Design Challenges of High-Performance Ring Oscillator CMOS Time-to-Digital Converters , 2016, IEEE Transactions on Electron Devices.

[7]  J. Stevenson Kenney,et al.  Time-to-Digital Converter With Sample-and-Hold and Quantization Noise Scrambling Using Harmonics in Ring Oscillators , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Christos Papavassiliou,et al.  A Low Power 10-Bit Time-to-Digital Converter Utilizing Vernier Delay Lines , 2013, 2013 UKSim 15th International Conference on Computer Modelling and Simulation.

[9]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[10]  Laurent Fesquet,et al.  A Self-Timed Ring Based True Random Number Generator , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[11]  Weifeng Sun,et al.  Implementation of a High-Precision and Wide-Range Time-to-Digital Converter With Three-Level Conversion Scheme , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Antonio Liscidini,et al.  Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[13]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[14]  Scott M. Fairbanks.  High precision timing using self-timed circuits , 2009 .

[15]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[16]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[17]  T. Matsumura,et al.  A CMOS four-channel*1K time memory LSI with 1-ns/b resolution , 1992 .

[18]  Samuel Palermo,et al.  A 15b, Sub-10ps resolution, low dead time, wide range two-stage TDC , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[19]  Foster F. Dai,et al.  A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[20]  Laurent Fesquet,et al.  Constrained Asynchronous Ring Structures for Robust Digital Oscillators , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Laurent Fesquet,et al.  High-Level Time-Accurate Model for the Design of Self-Timed Ring Oscillators , 2008, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.

[22]  P. Andreani,et al.  A 2-D GRO Vernier time-to-digital converter with large input range and small latency , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[23]  Yuan Zhou,et al.  A 9-bit 215 MS/s Folding-Flash Time-to-Digital Converter Based on Redundant Remainder Number System in 45-nm CMOS , 2018, IEEE Journal of Solid-State Circuits.

[24]  Laurent Fesquet,et al.  Multi-phase low-noise digital ring oscillators with sub-gate-delay resolution , 2018 .

[25]  Stephan Henzler,et al.  Time-to-Digital Converters , 2010 .

[26]  Mohamed I. Elmasry,et al.  Modeling and comparing CMOS implementations of the C-element , 1998, IEEE Trans. Very Large Scale Integr. Syst..