Power and Area Efficient VLSI Architectures for Communication Signal Processing
暂无分享,去创建一个
[1] C. V. Ramamoorthy,et al. Some Properties of Iterative Square-Rooting Methods Using High-Speed Multiplication , 1972, IEEE Transactions on Computers.
[2] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[3] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .
[4] R. Woods,et al. High sampling rate retimed DLMS filter implementations in Virtex-II FPGA , 2002, IEEE Workshop on Signal Processing Systems.
[5] Robert W. Brodersen,et al. An adaptive multiantenna transceiver for slowly flat fading channels , 2003, IEEE Trans. Commun..
[6] R.W. Brodersen,et al. Methods for true energy-performance optimization , 2004, IEEE Journal of Solid-State Circuits.
[7] Robert W. Brodersen,et al. Automated fixed-point data-type optimization tool for signal processing and communication systems , 2004, Proceedings. 41st Design Automation Conference, 2004..
[8] T. Gemmeke,et al. Design optimization of low-power high-performance DSP building blocks , 2004, IEEE Journal of Solid-State Circuits.
[9] David Tse,et al. Fundamentals of Wireless Communication , 2005 .