A formalization of global simulation models for continuous/discrete systems

Many of the modern systems integrate components specific to different application domains. Frequently these systems combine continuous and discrete sub-systems and therefore their design involves solving specific global modeling and simulation problems. This paper addresses the formal representation of a continuous/discrete global synchronization model and the corresponding simulation interfaces. This representation enables the definition of generic language independent co-simulation tools that can be used to provide global simulation models for continuous/discrete heterogeneous systems. The model was validated through simulation, using UPPAAL toolbox and its verification was realized by defining and checking the main properties.

[1]  Hiren D. Patel,et al.  SystemC Kernel Extensions for Hetero-geneous System Modeling , 2004 .

[2]  Gabriel A. Wainer,et al.  M/CD++: modeling continuous systems using Modelica and DEVS , 2005, 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems.

[3]  Christoph Grimm,et al.  Analog and mixed signal modelling with SystemC-AMS , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Edwin K. P. Chong,et al.  Discrete event systems: Modeling and performance analysis , 1994, Discret. Event Dyn. Syst..

[5]  Sandeep K. Shukla,et al.  SystemC Kernel extensions for heterogeneous system modeling - a framework for multi-MoC modeling and simulation , 2004 .

[6]  M. Abid,et al.  A SystemC/Simulink Co-Simulation Framework for Continuous/Discrete-Events Simulation , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.

[7]  Axel Jantsch,et al.  Modeling embedded systems and SoCs - concurrency and time in models of computation , 2003, The Morgan Kaufmann series in systems on silicon.

[8]  Ahmed Amine Jerraya,et al.  Validation in a component-based design flow for multicore SoCs , 2002, 15th International Symposium on System Synthesis, 2002..

[9]  Ernst Christen,et al.  VHDL 1076.1-analog and mixed-signal extensions to VHDL , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[10]  Kim G. Larsen,et al.  A Tutorial on Uppaal , 2004, SFM.

[11]  Stephen A. Edwards,et al.  Design of embedded systems: formal models, validation, and synthesis , 1997, Proc. IEEE.

[12]  Zainalabedin Navabi,et al.  An effective VHDL-AMS simulation algorithm with event , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[13]  Mohamed Abid,et al.  Discrete-continuous simulation model for accurate validation in component-based heterogeneous SoC design , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[14]  Wang Yi,et al.  Timed Automata: Semantics, Algorithms and Tools , 2003, Lectures on Concurrency and Petri Nets.

[15]  Charles Santoni,et al.  A design methodology and a prototyping tool dedicate to adaptive interface generation , 1999 .

[16]  Peter Frey,et al.  Verilog-AMS: Mixed-signal simulation and cross domain connect modules , 2000, Proceedings 2000 IEEE/ACM International Workshop on Behavioral Modeling and Simulation.

[17]  Edward A. Lee,et al.  Comparing models of computation , 1996, Proceedings of International Conference on Computer Aided Design.

[18]  Bernard P. Zeigler,et al.  Theory of modeling and simulation , 1976 .