FPGA realization of RNS to binary signed conversion architecture

The use of the Residue Number System (RNS) in modern telecommunication and multimedia applications is becoming more and more important because it allows interesting advantages in terms of precision, power consumption and speed. Generally, the output conversion from residue to binary is the crucial point in effective realizations of application specific architectures based on residual arithmetic. This paper presents a general conversion procedure based on a N moduli set. The algorithm can process both unsigned and signed numbers. Based on this algorithm an architecture which efficiently implements the output conversion is illustrated. The architecture has been mapped on a FPGA.

[1]  Richard Conway,et al.  Fast Converter for 3 Moduli RNS Using New Property of CRT , 1999, IEEE Trans. Computers.

[2]  K. Elleithy,et al.  Fast and flexible architectures for RNS arithmetic decoding , 1992 .

[3]  F. Petry,et al.  The digit parallel method for fast RNS to weighted number system conversion for specific moduli (2/sup k/-1,2/sup k/,2/sup k/+1) , 1997 .

[4]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[5]  S. Piestrak.  A high-speed realization of a residue to binary number system converter , 1995 .

[6]  W. Freking,et al.  Low-power FIR digital filters using residue arithmetic , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[7]  A. B. Premkumar,et al.  An RNS to binary converter in 2n+1, 2n, 2n-1 moduli set , 1992 .

[8]  S. Mitra,et al.  Handbook for Digital Signal Processing , 1993 .

[9]  Manish Bhardwaj,et al.  Low power signal processing architectures using residue arithmetic , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[10]  T. Srikanthan,et al.  High-speed and low-cost reverse converters for the (2n-1, 2n, 2n+1) moduli set , 1998 .

[11]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[12]  Gian Carlo Cardarilli,et al.  Reducing power dissipation in FIR filters using the residue number system , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).