Reduced Miller Capacitance in U-Shaped Channel Tunneling FET by Introducing Heterogeneous Gate Dielectric
暂无分享,去创建一个
Wei Li | Hongxia Liu | Shulong Wang | Shupeng Chen | Hongxia Liu | Shulong Wang | Wei Li | Shupeng Chen
[1] Qin Zhang,et al. Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.
[2] Gang Ruan,et al. A simulation study of vertical tunnel field effect transistors , 2011, 2011 9th IEEE International Conference on ASIC.
[3] J.C.S. Woo,et al. The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.
[4] Doris Schmitt-Landsiedel,et al. Complementary tunneling transistor for low power application , 2004 .
[5] G. Amaratunga,et al. Silicon surface tunnel transistor , 1995 .
[6] Yee-Chia Yeo,et al. Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization , 2007 .
[7] J. Kim,et al. Reduction method of gate-to-drain capacitance by oxide spacer formation in tunnel field-effect transistor with elevated drain , 2016 .
[8] Woo Young Choi,et al. Demonstration of L-Shaped Tunnel Field-Effect Transistors , 2016, IEEE Transactions on Electron Devices.
[9] Bahniman Ghosh,et al. High-Speed and Low-Power Ultradeep-Submicrometer III-V Heterojunctionless Tunnel Field-Effect Transistor , 2014, IEEE Transactions on Electron Devices.
[10] K. Boucart,et al. Double Gate Tunnel FET with ultrathin silicon body and high-k gate dielectric , 2006, 2006 European Solid-State Device Research Conference.
[11] 庄司 正一,et al. CMOS digital circuit technology , 1988 .
[12] Wei Wang,et al. Design of U-Shape Channel Tunnel FETs With SiGe Source Regions , 2014, IEEE Transactions on Electron Devices.
[13] S. Datta,et al. On Enhanced Miller Capacitance Effect in Interband Tunnel Transistors , 2009, IEEE Electron Device Letters.
[14] Adrian M. Ionescu,et al. Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.
[15] D. Schmitt-Landsiedel,et al. The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[16] B. Tsui,et al. Investigation Into Gate-to-Source Capacitance Induced by Highly Efficient Band-to-Band Tunneling in p-Channel Ge Epitaxial Tunnel Layer Tunnel FET , 2016, IEEE Transactions on Electron Devices.
[17] Woo Young Choi,et al. Dual-dielectric-constant spacer hetero-gate-dielectric tunneling field-effect transistors , 2013 .
[18] S. Datta,et al. Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation , 2009, IEEE Transactions on Electron Devices.
[19] Yue Yang,et al. Tunneling Field-Effect Transistor: Capacitance Components and Modeling , 2010, IEEE Electron Device Letters.
[20] S. Cristoloveanu,et al. Further Insights in TFET Operation , 2014, IEEE Transactions on Electron Devices.
[21] W. Choi,et al. Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs) , 2016, Nano Convergence.
[22] Rishu Chaujar,et al. Interfacial Charge Analysis of Heterogeneous Gate Dielectric-Gate All Around-Tunnel FET for Improved Device Reliability , 2016, IEEE Transactions on Device and Materials Reliability.