HyDRA: Hybrid Dynamically Reconfigurable Architecture for DSP Applications

[1]  A. Tsai,et al.  PipeRench: A virtualized programmable datapath in 0.18 micron technology , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[2]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[3]  Kunle Olukotun,et al.  REMARC (abstract): reconfigurable multimedia array coprocessor , 1998, FPGA '98.

[4]  R. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[5]  T. Kamei,et al.  Heterogeneous Multi-Core Architecture That Enables 54x AAC-LC Stereo Encoding , 2008, IEEE Journal of Solid-State Circuits.

[6]  Hideharu Amano,et al.  A Survey on Dynamically Reconfigurable Processors , 2006, IEICE Trans. Commun..

[7]  Mohamed Abid,et al.  Flexible reconfigurable architecture for DSP applications , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[8]  Fadi J. Kurdahi,et al.  A framework for reconfigurable computing: task scheduling and context management , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Kunle Olukotun,et al.  REMARC : Reconfigurable Multimedia Array Coprocessor , 1999 .

[10]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[11]  Reiner W. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array , 2000, ASP-DAC.

[12]  Roberto Guerrieri,et al.  Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Rabi N. Mahapatra,et al.  Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Kiyoshi Oguri,et al.  Plastic Cell Architecture: A Dynamically Reconfigurable Hardware-Based Computer , 1999, IPPS/SPDP Workshops.

[15]  Paul Master.  The Age of Adaptive Computing Is Here , 2002, FPL.

[16]  Takayuki Sugawara,et al.  Dynamically Reconfigurable Processor Implemented with IPFlex's DAPDNA Technology , 2004, IEICE Trans. Inf. Syst..

[17]  José G. Delgado-Frias,et al.  A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Henry Hoffmann,et al.  The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.

[19]  Cao Liang,et al.  SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications , 2009, EURASIP J. Embed. Syst..

[20]  Leandro Soares Indrusiak,et al.  Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques , 2005, SAMOS.

[21]  Abdulfattah Mohammad Obeid.  Architectural synthesis of a coarse-grained run-time-reconfigurable accelerator for DSP applications , 2005 .

[22]  João M. P. Cardoso,et al.  Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega Networks , 2011, J. Syst. Archit..

[23]  Viktor Öwall,et al.  Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[24]  Dong Wang,et al.  An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[25]  Carl Ebeling,et al.  Energy-efficient specialization of functional units in a coarse-grained reconfigurable array , 2011, FPGA '11.