Tuning instruction customisation for reconfigurable system-on-chip

This paper describes four techniques for tuning instruction customisation for reconfigurable system-on-chip (SoC) devices. These techniques involve tuning custom instruction granularity, tuning custom instruction hardware, tuning based on run-time information, and instrumentation for tuning analysis. The proposed approach has been used in deriving custom instructions for advanced bit manipulation applications for the Mi-croBlaze processor. We show that for a transfer coding application, custom instructions with an increase of 23% in area can improve performance by 13 times.

[1]  Wayne Luk,et al.  Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[2]  Manuel Hernandez Calviño,et al.  Developing an MMX Extension for the MicroBlaze Soft Processor , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[3]  Ruby B. Lee,et al.  Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors , 2008, J. Signal Process. Syst..

[4]  Thambipillai Srikanthan,et al.  Rapid design of area-efficient custom instructions for reconfigurable embedded processing , 2009, J. Syst. Archit..

[5]  Wayne Luk,et al.  CHIPS: Custom Hardware Instruction Processor Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Rainer Leupers,et al.  Customizable Embedded Processors: Design Technologies and Applications , 2006 .

[7]  Wayne Luk,et al.  Run-Time Adaptive Flexible Instruction Processors , 2002, FPL.