Enhancement of the DPI method for IC immunity characterization

This paper deals with the characterization of the immunity of integrated circuits (ICs) to conducted electromagnetic interferences (EMI). In particular, it focuses on how to optimize the direct power injection (DPI) test bench for highly reflective low voltage devices under test (DUTs). The enhancements concern the whole injection setup, from the EMI generation up to the test printed circuit board.

[1]  Takashi HARADA,et al.  Controlling power-distribution-plane resonance in multilayer printed circuit boards , 2000 .

[2]  Christos Christopoulos,et al.  Introduction to Electromagnetic Compatibility , 2007 .

[3]  I. Chahine,et al.  Characterization and Modeling of the Susceptibility of Integrated Circuits to Conducted Electromagnetic Disturbances Up to 1 GHz , 2008, IEEE Transactions on Electromagnetic Compatibility.

[4]  R. Perdriau,et al.  A Direct Power Injection Model for Immunity Prediction in Integrated Circuits , 2008, IEEE Transactions on Electromagnetic Compatibility.

[5]  R. Weigel,et al.  A method to determine the injected real power into an IC Pin in case of a conducted immunity EMC test , 2011, 2011 IEEE International Symposium on Electromagnetic Compatibility.

[6]  T. Steinecke,et al.  Generic IC EMC Test Specification , 2012, 2012 Asia-Pacific Symposium on Electromagnetic Compatibility.